



General Description

The MAX16809/MAX16810 are integrated, high-efficiency white or RGB LED drivers. They are designed for LCD backlighting and other LED lighting applications with multiple strings of LEDs. The MAX16809/ MAX16810's current-mode PWM controller regulates the necessary voltage to the LED array. Depending on the input voltage and LED voltage range, it can be used with boost or buck-boost (SEPIC) topologies.

The MAX16809/MAX16810 LED drivers include 16 open-drain, constant-current-sinking LED driver outputs rated for 36V continuous operation. The LED currentcontrol circuitry achieves ±3% current matching among strings and enables paralleling of outputs for LED string currents higher than 55mA. The output-enable pin is used for simultaneous PWM dimming of all output channels. Dimming frequency range is 50Hz to 30kHz and dimming ratio is up to 5000:1. The constant-current outputs are single resistor programmable and the LED current can be adjusted up to 55mA per output channel.

The MAX16809/MAX16810 operate either in stand-alone mode or with a microcontroller (µC) using an industrystandard, 4-wire serial interface. The MAX16810 includes a watchdog and circuitry that automatically detects open-circuit LEDs.

The MAX16809/MAX16810 include overtemperature protection, operate over the full -40°C to +125°C temperature range, and are available in a 5mm x 7mm thermally enhanced, 38-pin TQFN exposed paddle package.

Pin Configuration appears at end of data sheet.

Features

- 16 Constant-Current Output Channels (Up to 55mA Each)
- **♦ ±3% Current Matching Among Outputs**
- **Paralleling Channels Allows Higher Current per** LED String
- ♦ Outputs Rated for 36V Continuous Voltage
- ♦ Output-Enable Pin for PWM Dimming (Up to 30kHz)
- ♦ One Resistor Sets LED Current for All Channels
- Wide Dimming Ratio Up to 5000:1
- Low Current-Sense Reference (300mV) for High Efficiency
- 8V to 26.5V Input Voltage or Higher with External **Biasing Devices**
- **Open LED Detection and Watchdog Timer** (MAX16810)
- 4-Wire Serial Interface to Control Individual Output Channels

Applications

LCD White or RGB LED Backlighting: LCD TVs, Desktop, and Notebook Panels Automotive Navigation, Heads-Up. and Infotainment Displays Industrial and Medical Displays


Ambient, Mood, and Accent Lighting

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE		
MAX16809ATU+	-40°C to +125°C	38 TQFN-EP*	T3857-1		
MAX16810ATU+	-40°C to +125°C	38 TQFN-EP*	T3857-1		

⁺Denotes a lead-free package.

Typical Operating Circuits



Maxim Integrated Products 1

^{*}EP = Exposed paddle.

ABSOLUTE MAXIMUM RATINGS

	30mA 0.3V to +6V 0.3V to (V _{CC} + 0.3V) ±1A 0.3V to +6V 10mA 0.3V to +40V
OUT0-OUT15 to PGND DIN, CLK, LE, OE, SET to PGND DOUT Current	0.3V to +40V 0.3V to (V+ + 0.3V)

OUT0-OUT15 Sink Current	60mA
Total PGND Current (1s pulse time)	960mA
Continuous Power Dissipation ($T_A = +70$ °C)	
38-Pin TQFN (derate 35.7mW/°C* above +70°C)	2857mW
Operating Temperature Range40°C	to +125°C
Junction Temperature	+150°C
Storage Temperature Range65°C	to +150°C
Lead Temperature (soldering, 10s)	+300°C
* Par IEDECE1 Standard (Multilayor Board)	

^{*}Per JEDEC51 Standard (Multilayer Board).

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS (PWM CONTROLLER)

 $(V_{CC} = +15V, V_{+} = +3V \text{ to } +5.5V \text{ referenced to PGND, } R_{T} = 10k\Omega, C_{T} = 3.3nF, REF = open, COMP = open, C_{REF} = 0.1\mu F, V_{FB} = 2V, CS = AGND, AGND = PGND = 0V; all voltages are measured with respect to AGND, unless otherwise noted. Ty = T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
REFERENCE	•		<u>'</u>			
Output Voltage	V _{REF}	I _{REF} = 1mA, T _J = +25°C	4.95	5	5.05	V
Line Regulation	ΔVLINE	12V< V _{CC} < 25V, I _{REF} = 1mA		0.4	4	mV
Load Regulation	ΔVLOAD	1mA < I _{REF} < 20mA		6	50	mV
Total Output-Voltage Variation	VREFT	(Note 2)	4.875		5.125	V
Output Noise Voltage	V _{NOISE}	10Hz < f < 10kHz		50		μV
Output Short-Circuit Current	ISHORT	V _{REF} = 0V	30		180	mA
OSCILLATOR						
Initial Accuracy		T _J = +25°C	51	54	57	kHz
Voltage Stability		12V < V _{CC} < 25V		0.2	0.5	%
Temperature Stability				1		%
RTCT Ramp Peak-to-Peak				1.7		V
RTCT Ramp Valley				1.1		V
Dia da arra a Currant	l	$V_{RTCT} = 2V$, $T_{J} = +25$ °C	7.9	8.3	8.7	т Л
Discharge Current	I _{DIS}	$V_{RTCT} = 2V$, $-40^{\circ}C \le T_{J} \le +125^{\circ}C$	7.5	8.3	9.0	mA
Frequency Range	fosc		20		1000	kHz
ERROR AMPLIFIER						
FB Input Voltage	V _{FB}	FB shorted to COMP	2.45	2.5	2.55	V
Input Bias Current	I _B (FB)			-0.01	-0.1	μΑ
Open-Loop Gain	Avol	$2V \le V_{COMP} \le 4V$		100		dB
Unity-Gain Bandwidth	fgBW			1		MHz
Power-Supply Rejection Ratio	PSRR	12V ≤ V _{CC} ≤ 25V	60	80		dB
COMP Sink Current	ISINK	V _{FB} = 2.7V, V _{COMP} = 1.1V	2	6		mA
COMP Source Current	ISOURCE	V _{FB} = 2.3V, V _{COMP} = 5V	0.5	1.2	1.8	mA
COMP Output-Voltage High	VoH	$V_{FB} = 2.3V$, $R_{COMP} = 15k\Omega$ to AGND	5	5.8		V
COMP Output-Voltage Low	V _{OL}	$V_{FB} = 2.7V$, $R_{COMP} = 15k\Omega$ to V_{REF}		0.1	1.1	V

ELECTRICAL CHARACTERISTICS (PWM CONTROLLER) (continued)

 $(V_{CC}=+15V,V_{+}=+3V\ to\ +5.5V\ referenced\ to\ PGND,\ R_{T}=10k\Omega,\ C_{T}=3.3nF,\ REF=open,\ COMP=open,\ C_{REF}=0.1\mu F,\ V_{FB}=2V,\ CS=AGND,\ AGND=PGND=0V;\ all\ voltages\ are\ measured\ with\ respect\ to\ AGND,\ unless\ otherwise\ noted.\ T_{J}=T_{A}=-40^{\circ}C\ to\ +125^{\circ}C,\ unless\ otherwise\ noted.\ Typical\ values\ are\ at\ T_{A}=+25^{\circ}C.)\ (Note\ 1)$

PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS	
CURRENT-SENSE AMPLIFIER				•			
Current-Sense Gain	Acs	(Notes 3, 4)	2.85	3	3.40	V/V	
Maximum Current-Sense Signal	Vcs_max	(Note 3)		0.275	0.300	0.325	V
Power-Supply Rejection Ratio	PSRR	$12V \le V_{CC} \le 25V$	1		70		dB
Current-Sense Input Bias Current	Ics	VCOMP = 0V			-1	-2.5	μΑ
Current Sense to OUT Delay	tpwm	50mV overdrive			60		ns
MOSFET DRIVER							
OUT Low-Side On-Resistance	VDD0 0111	ISINK = 200mA	$T_{J} = -40^{\circ}\text{C to } +85^{\circ}\text{C (Note 2)}$		4.5	10	Ω
OUT LOW-Side Off-nesistance	V _{RDS_ONL}	ISINK = 200MA	$T_J = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$		4.5	12	22
OUT High-Side On-Resistance	V _{RDS_ONH}	ISOURCE =	$T_{J} = -40^{\circ}\text{C to } +85^{\circ}\text{C (Note 2)}$		3.5	7.5	Ω
OUT High-Side Off-Resistance	VRDS_ONH	100mA	$T_J = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$		3.5	10	22
Source Current (Peak)	ISOURCE	$C_{LOAD} = 10nF$			2		А
Sink Current (Peak)	I _{SINK}	$C_{LOAD} = 10nF$		1		А	
Rise Time	t _R	C _{LOAD} = 1nF			15		ns
Fall Time	tF	C _{LOAD} = 1nF			22		ns
UNDERVOLTAGE LOCKOUT/ST	ARTUP						
Startup Voltage Threshold	VCC_START			7.98	8.4	8.82	V
Minimum Operating Voltage After Turn-On	VCC_MIN			7.1	7.6	8.0	V
Undervoltage-Lockout Hysteresis	UVLO _{HYST}				0.8		V
PULSE-WIDTH MODULATION (P	•						
Maximum Duty Cycle	D _{MAX}			94.5	96	97.5	%
Minimum Duty Cycle	D _{MIN}					0	%
SUPPLY CURRENT							
Startup Supply Current	ISTART	V _{CC} = 7.5V			32	65	μΑ
Operating Supply Current	Icc	V _{FB} = V _{CS} = 0V	V _{FB} = V _{CS} = 0V				mA
V _{CC} Zener Voltage	Vz	I _{CC} = 25mA		24	26.5		V

ELECTRICAL CHARACTERISTICS (LED DRIVER)

(V+ = +3V to +5.5V, AGND = PGND = 0V; all voltages are measured with respect to PGND, unless otherwise noted. $T_A = T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}\text{C}$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Operating Supply Voltage	V+		3.0		5.5	V	
Output Voltage	Vout				36	٧	
Standby Current (Interface Idle, All Output Ports High Impedance)		$R_{SET} = 360\Omega$, DIN, LE, CLK = PGND or V+, \overline{OE} = V+, DOUT unconnected		3.6	4.5	mA	
Standby Current (Interface Active, All Output Ports High Impedance)		$R_{SET} = 360\Omega$, $f_{CLK} = 5MHz$, $\overline{OE} = V+$, DIN, LE = PGND or V+, DOUT unconnected		3.8	4.8	mA	
Supply Current (Interface Idle, All Output Ports Active Low)	l+	$R_{SET} = 360\Omega$, $\overline{OE} = PGND$, DIN, LE = V+, DOUT unconnected		30	52.5	mA	
INTERFACE (DIN, CLK, DOUT, LE	ŌĒ)		•				
Input-Voltage High (DIN, CLK, LE, $\overline{\text{OE}}$)	VIH		0.7 x V+			V	
Input-Voltage Low (DIN, CLK, LE, $\overline{\text{OE}}$)	VIL				0.3 x V+	V	
Hysteresis Voltage (DIN, CLK, LE, $\overline{\text{OE}}$)	V _H YST			0.8		V	
Input Leakage Current (DIN, CLK)	I _{LEAK}		-1		+1	μΑ	
OE Pullup Current to V+	loe	$V+ = 5.5V, \overline{OE} = PGND$	0.25	1.5	25	μΑ	
LE Pulldown Current to PGND	ILE	V+ = 5.5V, LE = V+	0.25	1.5	25	μΑ	
Output-Voltage High (DOUT)	V _{OH}	ISOURCE = 4mA	V+ - 0.5V			V	
Output-Voltage Low (DOUT)	V _{OL}	I _{SINK} = 4mA			0.5	V	
OUT. Output Current	1	$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$, $\text{V}_{\text{OUT}} = 1\text{V}$ to 2.5V, $\text{R}_{\text{SET}} = 360\Omega$	43.25	47.5	51.75	Λ	
OUT Output Current	IOUT	$T_A = -40$ °C, $V_{OUT} = 1V$ to 2.5V, $R_{SET} = 360\Omega$	40		55	- mA	
OUT Leakage Current		OE = V+			1	μΑ	
OUT Fault Detection Threshold (MAX16810)	Voutth	V+ = 5.5V, OE = V+		0.8		V	
Watchdog Timeout Period (MAX16810)	t _{WD}	V+ = 5.5V	0.1	1	2.5	S	

. ________/VIXI/N

5V TIMING CHARACTERISTICS

(V+ = +4.5V to +5.5V, AGND = PGND = 0V; all voltages are measured with respect to PGND, unless otherwise noted. T_A = T_J = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 1, 5)

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
INTERFACE TIMING CHARACTERI	STICS					
CLK Clock Period	tcp		40			ns
CLK Pulse-Width High	tch		19			ns
CLK Pulse-Width Low	tcL		19			ns
DIN Setup Time	tDS		4			ns
DIN Hold Time	tDH		8			ns
DOUT Propagation Delay	t _{DO}		10		50	ns
DOUT Rise Time	t _{DR}	C _{DOUT} = 10pF, 20% to 80%			10	ns
DOUT Fall Time	tDF	C _{DOUT} = 10pF, 80% to 20%			10	ns
LE Pulse-Width High	t∟w		20			ns
LE Setup Time	tLS		15			ns
LE Rising to OUT Rising Delay	tLRR	(Note 6)			110	ns
LE Rising to OUT Falling Delay	tLRF	(Note 6)			340	ns
CLK Rising to OUT Rising Delay	tcrr	(Note 6)			110	ns
CLK Rising to OUT Falling Delay	tcrf	(Note 6)			340	ns
OE Rising to OUT Rising Delay	toer	(Note 6)			110	ns
OE Falling to OUT Falling Delay	toef	(Note 6)			340	ns
OUT Turn-On Fall Time	tF	80% to 20% (Note 6)			210	ns
OUT Turn-Off Rise Time	t _R	20% to 80% (Note 6)			130	ns

3.3V TIMING CHARACTERISTICS

 $(V+ = +3V \text{ to } < +4.5V, \text{ AGND} = \text{PGND} = 0V; \text{ all voltages are measured with respect to PGND, unless otherwise noted. } T_A = T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted. } \text{Typical values are at } T_A = +25^{\circ}\text{C}.) \text{ (Notes 1, 5)}$

PARAMETERS	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
INTERFACE TIMING CHARACTER	ISTICS		,			
CLK Clock Period	tcp		52			ns
CLK Pulse-Width High	t _{CH}		24			ns
CLK Pulse-Width Low	t _{CL}		24			ns
DIN Setup Time	tDS		4			ns
DIN Hold Time	tDH		8			ns
DOUT Propagation Delay	tDO		12		70	ns
DOUT Rise Time	t _{DR}	C _{DOUT} = 10pF, 20% to 80%			12	ns
DOUT Fall Time	tDF	C _{DOUT} = 10pF, 80% to 20%			12	ns
LE Pulse-Width High	t∟w		20			ns
LE Setup Time	tLS		15			ns
LE Rising to OUT Rising Delay	t _{LRR}	(Note 6)			140	ns
LE Rising to OUT Falling Delay	tLRF	(Note 6)			400	ns
CLK Rising to OUT Rising Delay	tcrr	(Note 6)			140	ns
CLK Rising to OUTFalling Delay	tCRF	(Note 6)			400	ns
OE Rising to OUT_ Rising Delay	tOER	(Note 6)			140	ns
OE Falling to OUT Falling Delay	toef	(Note 6)	_		400	ns
OUT Turn-On Fall Time	tF	80% to 20% (Note 6)		•	275	ns
OUT Turn-Off Rise Time	t _R	20% to 80% (Note 6)		•	150	ns

Note 1: All devices are 100% production tested at T_J = +25°C and +125°C. Limits to -40°C are guaranteed by design.

Note 2: Guaranteed by design, not production tested.

Note 3: Parameter is measured at trip point of latch with $V_{FB} = 0V$.


Note 4: Gain is defined as $A = \Delta V_{COMP} / \Delta V_{CS}$, $0.05V \le V_{CS} \le 0.25V$.


Note 5: See Figures 3 and 4.


Note 6: A 65Ω pullup resistor is connected from OUT__ to 5.5V. Rising refers to V_{OUT}_ when current through OUT__ is turned off and falling refers to V_{OUT} when current through OUT__ is turned on.


Typical Operating Characteristics


 $(V_{CC} = +15V, V_{+} = 3V \text{ to } 5.5V, R_{T} = 10k\Omega, C_{T} = 3.3nF, V_{REF} = COMP = open, C_{REF} = 0.1\mu F, V_{FB} = 2V, CS = AGND = PGND = 0V.$ Typical values are at $T_{A} = +25^{\circ}C$, unless otherwise noted.)
























Typical Operating Characteristics (continued)


 $(V_{CC} = +15V, V_{+} = 3V \text{ to } 5.5V, R_{T} = 10k\Omega, C_{T} = 3.3nF, V_{REF} = COMP = open, C_{REF} = 0.1\mu F, V_{FB} = 2V, CS = AGND = PGND = 0V.$ Typical values are at $T_{A} = +25^{\circ}C$, unless otherwise noted.)

























Typical Operating Characteristics (continued)

 $(V_{CC} = +15V, V_{+} = 3V \text{ to } 5.5V, R_{T} = 10k\Omega, C_{T} = 3.3nF, V_{REF} = COMP = open, C_{REF} = 0.1\mu F, V_{FB} = 2V, CS = AGND = PGND = 0V.$ Typical values are at $T_{A} = +25^{\circ}C$, unless otherwise noted.)


SUPPLY CURRENT vs. SUPPLY VOLTAGE (INTERFACE IDLE, ALL OUTPUTS OFF, R_{SET} = 360 $\!\Omega$)




SUPPLY CURRENT vs. SUPPLY VOLTAGE (INTERFACE IDLE, ALL OUTPUTS ON, R_{SET} = 360 Ω)




OUT_ CURRENT vs. OUT_ VOLTAGE (RSET = 360Ω , V+ = 3.3V)




SUPPLY CURRENT vs. SUPPLY VOLTAGE (INTERFACE IDLE, ALL OUTPUTS ON, R_{SET} = 720 $\!\Omega$)



OUT_ _ CURRENT vs. OUT_ _ VOLTAGE (RSET = 720 Ω , V+ = 3.3V)





OUT_ CURRENT vs. OUT_ VOLTAGE (RSET = 720Ω , V+ = 5.0V)





Typical Operating Characteristics (continued)

 $(V_{CC} = +15V, V_{+} = 3V \text{ to } 5.5V, R_{T} = 10k\Omega, C_{T} = 3.3nF, V_{REF} = COMP = open, C_{REF} = 0.1\mu F, V_{FB} = 2V, CS = AGND = PGND = 0V.$ Typical values are at $T_{A} = +25^{\circ}C$, unless otherwise noted.)









Pin Description

PIN	NAME	FUNCTION					
1, 31, 32, 36, 38	N.C.	No Connection. Not internally connected. Leave unconnected.					
2	FB	Error-Amplifier Inverting Input					
3	COMP	Error-Amplifier Output					
4–11	OUT8-OUT15	LED Driver Outputs. OUT8-OUT15 are open-drain, constant-current-sinking outputs rated for 36V.					
12	ŌĒ	Active-Low, Output Enable Input. Drive \overline{OE} low to PGND to enable the OUT0-OUT15. Drive \overline{OE} high to disable OUT0-OUT15.					
13	DOUT	Serial-Data Output. Data is clocked out of the 16-bit internal shift register to DOUT on CLK's rising edge.					
14	SET	LED Current Setting. Connect R _{SET} from SET to PGND to set the LED current.					
15	V+	LED Driver Positive Supply Voltage. Bypass V+ to PGND with a 0.1µF ceramic capacitor.					
16, 17	PGND	Power Ground					
18	DIN	Serial-Data Input. Data is loaded into the internal 16-bit shift register on CLK's rising edge.					
19	CLK	Serial-Clock Input					
20	LE	Latch-Enable Input. Data is loaded transparently from the internal shift register(s) to the output latch(es) while LE is high. Data is latched into the output latch(es) on LE's falling edge, and retained while LE is low.					
21–28	OUT0-OUT7	LED Driver Outputs. OUT0-OUT7 are open-drain, constant-current-sinking outputs rated for 36V.					
29	RTCT	PWM Controller Timing Resistor/Capacitor Connection. A resistor R _T from RTCT to REF and a capacitor C _T from RTCT to AGND set the oscillator frequency.					
30	CS	PWM Controller Current-Sense Input					
33	AGND	Analog Ground					
34	OUT	MOSFET Driver Output OUT. Connects to the gate of the external n-channel MOSFET.					
35	Vcc	Power-Supply Input. Bypass V_{CC} to AGND with a 0.1 μ F ceramic capacitor or a parallel combination of a 0.1 μ F and a higher value ceramic capacitor.					
37	REF	5V Reference Output. Bypass REF to AGND with a 0.1µF ceramic capacitor.					
	EP	Exposed Paddle. Connect to the ground plane for improved power dissipation. Do not use as the only ground connection.					

Detailed Description

The MAX16809/MAX16810 LED drivers include an internal switch-mode controller that can be used as boost or buck-boost (SEPIC) converters to generate the voltage necessary to drive the multiple strings of LEDs. These devices incorporate an integrated low-side driver, a programmable oscillator (20kHz to 1MHz), an error amplifier, a low-voltage (300mV) current sense for higher efficiency, and a 5V reference to power up external circuitry (see Figures 1a, 1b, and 1c).

The MAX16809/MAX16810 LED drivers include a 4-wire serial interface and a current-mode PWM controller to generate the necessary voltage for driving 16 opendrain, constant-current-sinking output ports. The drivers

use current-sensing feedback circuitry (not simple current mirrors) to ensure very small current variations over the full allowed range of output voltage (see the *Typical Operating Characteristics*). The 4-wire serial interface comprises a 16-bit shift register and a 16-bit transparent latch. The shift register is written through a clock input, CLK, and a data input, DIN, and the data propagates to a data output, DOUT. The data output allows multiple drivers to be cascaded and operated together. The contents of the 16-bit shift register are loaded into the transparent latch through a latch-enable input, LE. The latch is transparent to the shift register outputs when high and latches the current state on the falling edge of LE. Each driver output is an open-drain, constant-current sink that should be connected to the

cathode of a string of LEDs connected in series. The constant-current capability is up to 55mA per output, set for all 16 outputs by an external resistor, RSET. The devices can operate in a stand-alone mode (see the *Typical Operating Circuits*).

The MAX16810 includes circuitry that automatically detects open-circuit LEDs. Fault status is loaded into the serial-interface shift register when LE goes high and is

automatically shifted out on DOUT when the next data transmission is shifted in. The MAX16810 also features a watchdog that monitors activity on the CLK, DIN, and LE inputs (see the *Watchdog (MAX16810)* section). The number of channels can be expanded by using the MAX6970 and MAX6971 family in conjunction with the MAX16809 and MAX16810.




Figure 1a. Internal Block Diagram (MAX16809)




Figure 1b. Internal Block Diagram (MAX16810)




Figure 1c. OUT_ _ Driver Internal Diagram

Switch-Mode Controller

Current-Mode Control Loop

The advantages of current-mode control over voltagemode control are twofold. First, there is the feed-forward characteristic brought on by the controller's ability to adjust for variations in the input voltage on a cycleby-cycle basis. Second, the stability requirements of the current-mode controller are reduced to that of a single-pole system unlike the double pole in the voltagemode control scheme. The MAX16809/MAX16810 use a current-mode control loop where the output of the error amplifier is compared to the current-sense voltage (Vcs). When the current-sense signal is lower than the inverting input of the CPWM comparator, the output of the comparator is low and the switch is turned on at each clock pulse. When the current-sense signal is higher than the inverting input of the CPWM comparator, the output is high and the switch is turned off.

Undervoltage Lockout (UVLO)

The turn-on supply voltage for the MAX16809/MAX16810 is 8.4V (typ). Once VCC reaches 8.4V, the reference powers up. There is a 0.8V of hysteresis from the turn-on voltage to the UVLO threshold. Once VCC reaches 8.4V, the MAX16809/MAX16810 operate with VCC down to 7.6V. Once VCC goes below 7.6V (typ), the device is in UVLO. When in UVLO, the quiescent supply current into VCC falls back to 32 μ A (typ), and OUT and REF are pulled low.

MOSFET Driver

OUT drives an external n-channel MOSFET and swings from AGND to V_{CC} . Ensure that V_{CC} remains below the absolute maximum V_{GS} rating of the external MOSFET.

OUT is a push-pull output with the on-resistance of the pMOS typically 3.5Ω and the on-resistance of the nMOS typically 4.5Ω . The driver can source 2A and sink 1A typically. This allows for the MAX16809/MAX16810 to quickly turn on and off high gate-charge MOSFETs. Bypass VCC with one or more $0.1\mu\text{F}$ ceramic capacitors to AGND, placed close to VCC. The average current sourced to drive the external MOSFET depends on the total gate charge (QG) and operating frequency of the converter. The power dissipation in the MAX16809/MAX16810 is a function of the average output drive current (IDRIVE). Use the following equation to calculate the power dissipation in the device due to IDRIVE:

where I_{CC} is the operating supply current. See the *Typical Operating Characteristics* for the operating supply current at a given frequency.

Error Amplifier

The MAX16809/MAX16810 include an internal error amplifier. The inverting input is at FB and the noninverting input is internally connected to a 2.5V reference. Set the output voltage using a resistive divider between output of the converter V_{OUT}, FB, and AGND. Use the following formula to set the output voltage:

$$V_{OUT} = \left(1 + \frac{R1}{R2}\right) \times V_{FB}$$

where $V_{FB} = 2.5V$.

Oscillator

The oscillator frequency is programmable using an external capacitor and a resistor at RTCT (see R_T and C_T in the *Typical Operating Circuits*). R_T is connected from RTCT to the 5V reference (REF), and C_T is connected from RTCT to AGND. REF charges C_T through R_T until its voltage reaches 2.8V. C_T then discharges through an 8.3mA internal current sink until C_T's voltage reaches 1.1V, at which time C_T is allowed to charge through R_T again. The oscillator's period is the sum of the charge and discharge times of C_T. Calculate the charge time as follows:

$$t_C = 0.57 \times R_T \times C_T$$

where t_C is in seconds, R_T in ohms (Ω) , and C_T in Farads (F).

The discharge time is then:

 $t_D = (R_T \times C_T \times 1000) \, / \, [(4.88 \times R_T) - (1.8 \times 1000)]$ where t_D is in seconds, R_T in ohms $(\Omega),$ and C_T in Farads (F).

______*NIXI/*N

The oscillator frequency is then:

$$f_{OSC} = \frac{1}{(t_C + t_D)}$$

Reference Output

REF is a 5V reference output that can source 20mA. Bypass REF to AGND with a 0.1µF capacitor.

Current Limit

The MAX16809/MAX16810 include a fast current-limit comparator to terminate the ON cycle during an overload or a fault condition. The current-sense resistor, RCS, connected between the source of the external MOSFET and AGND, sets the current limit. The CS input has a voltage trip level (VCS) of 0.3V. Use the following equation to calculate RCS:

$$R_{CS} = \frac{V_{CS}}{|p| p}$$

IP-P is the peak current that flows through the MOSFET. When the voltage produced by this current (through the current-sense resistor) exceeds the current-limit comparator threshold, the MOSFET driver (OUT) turns the switch off within 60ns. In most cases, a small RC filter is required to filter out the leading-edge spike on the sense waveform. Set the time constant of the RC filter at 50ns

Buck-Boost (SEPIC) Operation

Figure 2 shows a buck-boost application circuit using the MAX16809/MAX16810 in a stand-alone mode of operation. SEPIC topology is necessary when the total forward voltage of the LEDs in a string is such that $V_{\mbox{\scriptsize OUT}}$ can be below or above $V_{\mbox{\scriptsize IN}}.$




Figure 2. Buck-Boost (SEPIC) Operation

LED Driver

4-Wire Interface

The MAX16809/MAX16810 also operate in a standalone mode (see the *Typical Operating Circuits*). For use with a microcontroller, the MAX16809/MAX16810 feature a 4-wire serial interface using DIN, CLK, LE, \overline{OE} inputs and DOUT as a data output. This interface is used to write the LED channels' data to the MAX16809/MAX16810. The serial-interface data word length is 16 bits, D0–D15. See Figure 3.

The functions of the five interface pins are as follows:

DIN is the serial-data input, and must be stable when it is sampled on the rising edge of CLK. Data is shifted in MSB first. This means that data bit D15 is clocked in first, followed by 15 more data bits, finishing with the LSB, D0.

CLK is the serial-clock input that shifts data at DIN into the MAX16809/MAX16810's 16-bit shift register on its rising edge.

LE is the latch-enable input of the MAX16809/MAX16810 that transfers data from the 16-bit shift register to its 16bit output latches (transparent latch). The data latches on the falling edge of LE (Figure 4). The fourth input (OE) provides output-enable control of the output drivers. When \overline{OE} is driven high, the outputs (OUT0-OUT15) are forced to high impedance without altering the contents of the output latches. Driving OE low enables the outputs to follow the state of the output latches. \overline{OE} is independent of the serial interface operation. Data can be shifted into the serial-interface shift register and latched, regardless of the state of OE. DOUT is the serial-data output that shifts data out from the MAX16809/MAX16810's 16-bit shift register on the rising edge of CLK. Data at DIN propagates through the shift register and appears at DOUT 16 clock cycles later. Table 1 shows the 4-wire serial-interface truth table.

Table 1. 4-Wire Serial-Interface Truth Table

SERIAL DATA	CLOCK INPUT	SHIFT REGISTER CONTENTS					TENTS	LOAD INPUT	LATCH CONTENTS				BLANKING INPUT		OUTPUT CONTENTS CURRENT AT OUT						
INPUT DIN	CLK	D0	D1	D2		Dn-1	Dn	LE	D0	D1	D2		Dn-1	Dn	ŌĒ	D0	D1	D2		Dn-1	Dn
Н		Н	R0	R1		Rn-2	Rn-1														
L	_	L	R0	R1		Rn-2	Rn-1														
X	7	R0	R1	R2		Rn-1	Rn														
		Χ	Χ	Χ		Χ	Χ	L	R0	R1	R2		Rn-1	Rn							
		P0	P1	P2		Pn-1	Pn	Н	P0	P1	P2		Pn-1	Pn	L	P0	P1	P2		Pn-1	Pn
									Χ	Χ	Χ		Χ	Χ	Н	L	L	L		L	L

L = Low Logic Level

H = High Logic Level

X = Don't Care

P = Present State (Shift Register)

R = Previous State (Latched)




Figure 3. 4-Wire Serial-Interface Timing Diagram




Figure 4. LE and CLK to OUT_ _ Timing

Watchdog (MAX16810)

The MAX16810 includes a watchdog circuit that monitors the CLK, DIN, and LE inputs. If there is no transition on any one of these inputs for nominally 1s, the output latches are cleared and outputs OUT0-OUT15 go high impedance like the initial power-up condition. This turns off all LEDs connected to the outputs. The shift-register data does not change, just the outputlatch data. When the watchdog triggers, the outputs remain off until the driver output latches are updated with data turning them on. Recovery is therefore automatic if the transmission failure is temporary because the MAX16810 does not lock up in the watchdog timeout state. The MAX16810 operates correctly when the serial interface is next activated, and the watchdog circuit is reset and starts monitoring the serial interface again. The watchdog function requires no software change to the application driving the MAX16810. The rise time for CLK, DIN, and LE should be less than 10µs.

LED Fault Detection (MAX16810)

The MAX16810 includes circuitry that detects open-circuit LEDs automatically. An open-circuit fault occurs when an output is sinking current less than approximately 50% of the programmed current flows. Open circuits are checked just after the falling edge of OE. The fault data is latched on the rising edge of LE and is shifted out when new LED data is loaded into the output latches from the shift register. If one or more output ports are detected with an open-circuit fault, the D14 and D13 bits of DOUT go high. If no open-circuit faults are detected, D14 and D13 are set to low. The data in the other 14 bit positions in DOUT are not altered. Fault status is shifted out on DOUT for the first two rising edges of the clock after the falling edge of LE (see Figure 5). LE is normally taken high after all 16 bits of new LED data have been clocked into the shift register(s), and then DOUT outputs data bit D15. A typical fault-detecting application tests all the shifted out data. Bits D0-D12 and D15 are checked against the originally transmitted data to check data-link integrity. Bits D13 and D14 are checked first to see that they contain the same data (validating the status), and second, whether faults are reported or not by the actual logic level.




Figure 5. Fault Timing

Selecting External Component RSET to Set LED Output Current

The MAX16809/MAX16810 use an external resistor, RSET, to set the LED current for outputs OUT0-OUT15. The minimum allowed value of RSET is 311 Ω , which sets the output currents to 55mA. The maximum allowed value of RSET is 5k Ω (IOUT_ = 3.6mA) and maximum allowed capacitance at SET is 100pF.

Use the following formula to set the output current:

$$R_{SET} = \frac{17,100V}{I_{OUT}}$$

where I_{OUT}_ is the desired output current in milliamps and the value for R_{SET} is in ohms.

Overtemperature Cutoff

The MAX16809/MAX16810 contain an internal temperature sensor that turns off all outputs when the die temperature exceeds +165°C. The outputs are enabled again when the die temperature drops below +140°C. Register contents are not affected, so when a driver is overdissipating, the external symptom is the load LEDs cycling on and off as the driver repeatedly overheats and cools, alternately turning itself off and then back on again.

Stand-Alone Operation

In stand-alone operation, the MAX16809/MAX16810 does not use the 4-wire interface (see the *Typical Operating Circuits*). Connect DIN and LE to V+ and provide at least 16 external clock pulses to CLK to enable 16 output ports. This startup pulse sequence can be provided either using an external clock or the PWM signal. The external clock can also be generated using the signal at RTCT and an external comparator.

LED Dimming

PWM Dimming

All the output channels can be dimmed simultaneously by applying a PWM signal (50Hz to 30kHz) to $\overline{\text{OE}}$. This allows for a wide range of dimming up to a 5000:1 ratio. Each channel can be independently turned on and off using a 4-wire serial interface. The dimming is proportional to the PWM duty cycle.

LED Current Amplitude Adjustment

Using an analog or digital potentiometer as R_{SET} allows for LED current amplitude adjustment and linear dimming.

Computing Power Dissipation

Use the following equation to estimate the upper limit power dissipation (PD) for the MAX16809/MAX16810:

$$PD = DUTY \times \left[(V + x I+) + \sum_{i=0}^{i=15} V_{OUTi} \times I_{OUTi} \right]$$

$$+ (V_{CC} \times I_{CC})$$

where:

V+ = supply voltage

I+ = V+ operating supply current

DUTY = PWM duty cycle applied to \overline{OE}

V_{OUTi} = MAX16809/MAX16810 port output voltage when driving load LED(s)


IOUTi = LED drive current programmed by RSET

PD = power dissipation

PCB Layout Guidelines

Careful PCB layout is critical to achieve low switching losses and clean, stable operation. Use a multilayer board whenever possible for better noise immunity. Protect sensitive analog grounds by using a star ground configuration. Minimize ground noise by connecting AGND, PGND, the input bypass-capacitor ground lead, and the output-filter ground lead to a single point (star ground configuration). Also, minimize trace lengths to reduce stray capacitance, trace resistance, and radiated noise. The trace between the output voltage-divider and the FB pin must be kept short, as well as the trace between AGND and PGND.

Typical Operating Circuits (continued)



20 _______//I/XI/M


//AX16809/MAX16810

Integrated 16-Channel LED Drivers with Switch-Mode Boost and SEPIC Controller

Pin Configuration


__Chip Information

PROCESS: BICMOS



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

NULES

- 1. ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
- 2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08mm.
- 3. VARPAGE SHALL NOT EXCEED 0.10mm.
- 4. PACKAGE LENGTH / PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC.(S)
- 5. REFER JEDEC MO-220, WHKD-1.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 PP-012.

 DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.

 THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- 7. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- AL LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.
- A MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 10. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND LEAD FREE (+) PACKAGE CODES.

	С□ММІ	ON DIMENS	IDNS					
SYMBOLS	MIN.	N□M.	MAX.					
Α	0.70	0.75	0.80					
A1	0.00 0.05							
A2	0.20 REF.							
b	0.20	0.25	0.30					
D	4.90	5.00	5.10					
6		0.50 BSC.						
E	6.90	7.00	7.10					
L	0.35	0.40	.045					
N	38							
ND		7	•					
NE	12							

	E	EXPOSED PAD DIMENSIONS								
		DS		E2						
PACKAGE	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.				
T3857-1	3.50	3.60	3.70	5,50	5.60	5.70				
T3857M-1	3.50	3.60	3.70	5.50	5.60	5.70				

TITLE PACKAGE OUTLINE,
38L THIN QFN, 5x7x0.80mm

TOCUMENT CONTROL NO.

21-0172

В

-DRAWING NOT TO SCALE-

Revision History

Pages changed at Rev 1: 1, 14, 16, 22, 23

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.