

# **AK4556** 3V 192kHz 24Bit ΔΣ CODEC

## **GENERAL DESCRIPTION**

The AK4556 is a low voltage 24bit 192kHz CODEC for high performance battery powered digital audio subsystems. The dynamic performance to power supply voltage ratio is very high, attaining 103dB and 106dB SNR for ADC and DAC, respectively. Sampling rates up to 216kHz are supported. The AK4556 reduces jitter sensitivity by using an integrated switched-capacitor filter. The analog inputs and outputs are single-ended to minimize pin count and external filtering requirements. Packaged in a very small 20-pin TSSOP, the AK4556 is ideal for space-sensitive applications.

FEATURES	
☐ Single-ended ADC	
- Dynamic Range, S/N: 103dB@VA=	:3.0V
- S/(N+D): 91dB@VA=3.0V	
<ul> <li>HPF for DC-offset cancel (fc = 1Hz</li> </ul>	: @ fs=48kHz)
<ul> <li>HPF can be disabled</li> </ul>	
☐ Single-ended DAC	
<ul><li>- Dynamic Range, S/N: 106dB@VA=</li></ul>	:3.0V
- S/(N+D): 90dB@VA=3.0V	
- Digital de-emphasis for 32kHz, 44.	
☐ Audio I/F format: MSB First, 2's Compl	
- ADC: 24bit MSB justified or I <sup>2</sup> S co	
- DAC: 24bit MSB justified, 24bit LS	
☐ Input/Output Voltage: ADC = 2.1Vpp @	
DAC = 2.1Vpp @	₹ VA=3.0V
☐ Master/Slave mode	
☐ Sampling Rate:	(0505 5405-)
- Normal Speed: 8kHz to 54kHz	(256fs or 512fs)
8kHz to 48kHz	(384fs or 768fs)
- Double Speed: 54kHz to 108kHz 48kHz to 96kHz	(256fs) (384fs)
- Quad Speed: 108kHz to 216kHz	(128fs)
96kHz to 192kHz	(192fs)
☐ Master Clock:	(19219)
	or 768fs (Normal Speed)
256fs or 384fs	(Double Speed)
128fs or 192fs	(Quad Speed)
- Master mode: 256fs or 512fs	(Normal Speed)
256fs	(Double Speed)
128fs	(Quad Speed)
☐ Power Supply: 2.4 to 3.6V (Normal Spe	
2.7 to 3.6V (Quad Speed	
☐ Power Supply Current: 27.5mA	•
☐ Ta = -40 to 85°C	
☐ Very Small Package: 20pin TSSOP	
☐ Upper compatible with AK4552	

- 1 -





Figure 1. Block Diagram

# ■ Compatibility with the AK4552

## 1. Function

Function	l	AK4552	AK4556		
fs (max)		100kHz	216kHz		
HFP Cu	t-off	$\frac{100 \text{KHz}}{3.7 \text{Hz} \text{ @ fs} = 48 \text{kHz}}$ $\frac{210 \text{KHz}}{1 \text{Hz} \text{ @ fs} = 48 \text{kHz}}$			
HPF Dis	able	No	Yes		
ADC					
Input Le	vel	0.617 x VA	0.7 x VA		
Input Re	esistance	34kΩ @ fs = 44.1kHz, $24kΩ$ @ fs = 96kHz	$8k\Omega@ \text{ fs} = 48kHz, 96kHz, 192kHz$		
Init Cyc	le	2081/fs	4134/fs @ Normal Speed, Slave mode		
S/(N+D)	)	89dB	91dB		
DR, S/N		97dB	103dB		
DF	SA	65dB	68dB		
	SB	29.4kHz	28kHz		
	GD	17/fs	18/fs		
DAC					
Output I	utput Level 0.583 x VA 0.7 x VA		0.7 x VA		
Road Re	esistance	10kΩ	5kΩ		
S/(N+D)	)	88dB	90dB		
DR, S/N		100dB	106dB		
DF	SA	43dB	54dB		
	GD	15.4/fs	21/fs		
MCLK (	(Slave)	256/384/512/768fs @ Normal Speed mode	256/384/512/768fs @ Normal Speed		
		256/384fs @ Double Speed Mode 128/192fs @ Double Speed Monitor	256/384fs @ Double Speed		
		64/96/128/192fs @ Quad Speed Monitor	128/192fs @ Quad Speed		
Monitor	Mode	Yes (Double / Quad)	No		
M/S mo	de	Slave	Master / Slave		
Audio I/	F ADC	24bit MSB justified	24bit MSB justified / I <sup>2</sup> S		
	DAC	24bit LSB justified	24bit MSB justified /24bit LSB justified / I <sup>2</sup> S		
Idd (Vdd	d = 3V	14mA	27.5mA		
VDD		2.4V to 4.0V	2.4V to 3.6V (Normal/Double Speed)		
			2.7V to 3.6V (Quad Speed)		
Package		16TSSOP	20TSSOP		
		(5.0mm x 6.4mm, 0.65mm Pitch)	(6.5mm x 6.4mm, 0.65mm Pitch)		


# 2. Pin Layout



## ■ Ordering Guide

AK4556VT  $-40 \sim +85$ °C 20pin TSSOP (0.65mm pitch) AKD4556 Evaluation Board for AK4556

## ■ Pin Layout



## PIN/FUNCTION

No.	Pin Name	I/O	Function
1	RIN	I	Rch Analog Input Pin
2	LIN	I	Lch Analog Input Pin
3	VSS	-	Ground Pin
4	VA	-	Analog Power Supply Pin
5	VD	-	Digital Power Supply Pin
6	DEM0	I	De-emphasis Control Pin
7	DEM1	I	De-emphasis Control Pin
8	SDTO	О	Audio Serial Data Output Pin When PDN pin is "L", SDTO pin outputs "L".
9	CKS0	I	Mode Setting Pin #0
10	CSK1	I	Mode Setting Pin #1
11	CSK2	I	Mode Setting Pin #2
12	CSK3	I	Mode Setting Pin #3
13	SDTI	I	Audio Serial Data Input Pin
14	LRCK	I/O	Input/Output Channel Clock Pin When PDN pin is "L", LRCK pin outputs "L" in master mode.
15	MCLK	I	Master Clock Input Pin
16	BCLK	I/O	Audio Serial Data Clock Pin When PDN pin is "L", BCLK pin outputs "L" in master mode.
17	PDN	I	Power-Down & Reset Mode Pin  "L": Power-down and Reset, "H": Normal operation  The AK4556 should be reset once by bringing PDN pin = "L".
18	VCOM	0	Common Voltage Output Pin, 0.5 x VA
19	LOUT	О	Lch Analog Output Pin When PDN pin is "L", LOUT pin becomes Hi-Z.
20	ROUT	О	Rch Analog Output Pin When PDN pin is "L", ROUT pin becomes Hi-Z.

Note: Do not allow digital input pins except analog input pins (LIN and RIN) to float.

# ■ Handling of Unused Pin

The unused I/O pin should be processed appropriately as below.

Classification	Pin Name	Setting
Analog Input	LIN, RIN	These pins should be open.
Analog Output	LOUT, ROUT	These pins should be open.

	ABSOLUTE MAXIMUM RATINGS									
(VSS=0V; Note 1)										
Parameter		Symbol	min	max	Units					
Power Supplies	Analog	VA	-0.3	4.6	V					
	Digital	VD	-0.3	4.6	V					
Input Current (Any Pin	Except Supplies)	IIN	-	±10	mA					
Analog Input Voltage (I	LIN, RIN pin)	VINA	-0.3	VA+0.3	V					
Digital Input Voltage (Note 2)		VIND	-0.3	VD+0.3	V					
Ambient Temperature (power applied)		Ta	-40	85	°C					
Storage Temperature		Tstg	-65	150	°C					

Note 1. All voltages with respect to ground.

Note 2. DEM1, DEM0, CKS3, CKS2, CKS1, CKS0, SDTI, LRCK, BCLK, MCLK and PDN pins

WARNING: Operation at or beyond these limits may results in permanent damage to the device.

Normal operation is not guaranteed at these extremes.

RECO	RECOMMENDED OPERATING CONDITIONS (Normal/Double Speed)									
(VSS=0V; Note 1)										
Parameter	Parameter			typ	max	Units				
Power Supplies (Note 3)	Analog	VA	2.4	3.0	3.6	V				
	Digital	VD	2.4	3.0	3.6	V				
	Difference	VD - VA	-	-	0.3	V				

	RECOMMENDED OPERATING CONDITIONS (Quad Speed)									
(VSS=0V; Note 1)										
Parameter	Symbol	min	typ	max	Units					
Power Supplies (Note 3)	Analog	VA	2.7	3.0	3.6	V				
	Digital	VD	2.7	3.0	3.6	V				
	Difference	VD - VA	-	-	0.3	V				

Note 1. All voltages with respect to ground.

Note 3. The power up sequence between VA and VD is not critical.

<sup>\*</sup>AKM assumes no responsibility for the usage beyond the conditions in this data sheet.

## **ANALOG CHARACTERISTICS**

(Ta=25°C; VA=VD=3.0V; VSS=0V; fs=48kHz, 96kHz, 192kHz; Signal Frequency=1kHz; BCLK=64fs; Data=24bit Measurement frequency=20Hz  $\sim$  20kHz at fs=48kHz, 40Hz  $\sim$  40kHz at fs=96kHz, 40Hz  $\sim$  40kHz at fs=192kHz; unless otherwise specified)

Parameter			min	typ	max	Units
ADC Analog Input Cha	racteristics:					
Resolution			-	-	24	Bits
Input Voltage		(Note 4)	1.9	2.1	2.3	Vpp
S/(N+D)	fs=48kHz	-1dBFS	82	91	-	dB
	BW=20kHz	-60dBFS	-	40	-	dB
	fs=96kHz	-1dBFS	80	90	-	dB
	BW=40kHz	-60dBFS	-	37	-	dB
	fs=192kHz	-1dBFS	-	90	-	dB
	BW=40kHz	-60dBFS	-	37	-	dB
	S with A-weighted	)	95	103	-	dB
S/N (A-weig	hted)		95	103	-	dB
Input Resistance			6	8	-	kΩ
Interchannel Isolation			90	110	-	dB
Interchannel Gain Misma	itch		-	0.1	0.5	dB
Gain Drift			-	100	-	ppm/°C
Power Supply Rejection		(Note 8)	-	50	-	dB
DAC Analog Output Cl	naracteristics:					
Resolution			-	-	24	Bits
Output Voltage		(Note 5)	1.9	2.1	2.3	Vpp
S/(N+D)	fs=48kHz	0dBFS	80	90	-	dB
	BW=20kHz	-60dBFS	-	43	-	dB
	fs=96kHz	0dBFS	78	88	-	dB
	BW=40kHz	-60dBFS	-	40	-	dB
	fs=192kHz	0dBFS	-	88	-	dB
	BW=40kHz	-60dBFS	-	40	-	dB
DR (-60dBF	S with A-weighted	)	98	106	-	dB
S/N (A-weig	hted)		98	106	-	dB
Load Capacitance		(Note 6)	-	-	30	pF
Load Resistance		(Note 7)	5	-	-	kΩ
Interchannel Isolation			90	110	-	dB
Interchannel Gain Misma	itch		-	0.1	0.5	dB
Gain Drift			-	100	-	ppm/°C
Power Supply Rejection		(Note 8)	-	50	-	dB

- Note 4. This value is the full scale (0dB) of the input voltage. Input voltage is proportional to VA voltage. Vin = 0.7 x VA (Vpp).
- Note 5. This value is the full scale (0dB) of the output voltage. Output voltage is proportional to VA voltage. Vout =  $0.7 \times VA$  (Vpp).
- Note 6. When LOUT/ROUT drives some capacitive load, a  $220\Omega$  resistor should be added in series between LOUT/ROUT and capacitive load. In this case, LOUT/ROUT pins can drive a capacitor of 400pF.
- Note 7. For AC-load
- Note 8. PSR is applied to VA and VD with 1kHz, 50mVpp. VCOM pin is connected to a  $2.2\mu F$  electrolytic capacitor and a  $0.1\mu F$  ceramic capacitor.

Parameter		min	typ	max	Units
Power Supplies	5				
Power Supply C	Current				
Normal Opera	ation (PDN pin = "H")				
VA		-	19.5	29	mA
VD	fs=48kHz	-	8	12	mA
(Note 9)	fs=96kHz	-	11	17	mA
	fs=192kHz	-	14	21	mA
Power down	mode (PDN pin = "L") (Note 10)				
VA+VD		-	10	100	μΑ

Note 9. These values are in slave mode. In master mode, these values are 8.3mA (typ.) @ fs=48kHz, 11.6mA (typ.) @ fs=96kHz, 15.2mA (typ.) @ fs=192kHz.

Note 10. All digital input pins are held VD or VSS.

		FILTER C	HARACTER	RISTICS (fs	=48kHz)		
(Ta= -40 ~ +85°C; V	A, VD=2.4~				-		
Parameter			Symbol	min	typ	max	Units
<b>ADC Digital Filter</b>	(Decimation	n LPF):					
Passband	(Note 11)	±0.1dB	PB	0	-	18.9	kHz
		-0.2dB		-	20.0	-	kHz
		-3.0dB		-	23.0	-	kHz
Stopband		(Note 11)	SB	28	-	-	kHz
Passband Ripple			PR	-	-	±0.04	dB
Stopband Attenuation	on		SA	68	-	-	dB
Group Delay Distor	tion		ΔGD	-	0	-	μs
Group Delay		(Note 12)	GD	-	18	-	1/fs
<b>ADC Digital Filter</b>	( <b>HPF</b> ):						
Frequency Response	e (Note 11)	-3dB	FR	-	1.0	-	Hz
		-0.1dB		-	6.5	-	Hz
<b>DAC Digital Filter</b>	(LPF):						
Passband	(Note 11)	±0.06dB	PB	0	-	21.8	kHz
		-6.0dB		-	24.0	-	kHz
Stopband		(Note 11)	SB	26.2	-	-	kHz
Passband Ripple			PR		-	±0.02	dB
Stopband Attenuation	on		SA	54	-	-	dB
Group Delay Distortion		ΔGD	-	0	-	μs	
Group Delay		(Note 12)	GD	-	21	-	1/fs
<b>DAC Digital Filter</b>	+ Analog F	ilter:					
Frequency Response	e (Note 13)	20kHz	FR	-	-0.1	-	dB

# FILTER CHARACTERISTICS (fs=96kHz)

(Ta= -40 ~ +85°C; VA, VD=2.4~ 3.6V; DEM=OFF)

Parameter		Symbol	min	typ	max	Units			
ADC Digital Filter (Decimation LPF):									
Passband (Note 11)	±0.1dB	PB	0	-	37.8	kHz			
	-0.2dB		-	40.0	-	kHz			
	-3.0dB		-	46.0	-	kHz			
Stopband	(Note 11)	SB	56	-	-	kHz			
Passband Ripple		PR		-	±0.04	dB			
Stopband Attenuation		SA	68	-	-	dB			
Group Delay Distortion		ΔGD	-	0	-	μs			
Group Delay	(Note 12)	GD	-	18	-	1/fs			
ADC Digital Filter (HPF):									
Frequency Response (Note 11)	-3dB	FR	-	2.0	-	Hz			
	-0.1dB		-	13.0	-	Hz			
DAC Digital Filter (LPF):									
Passband (Note 11)	±0.06dB	PB	0	-	43.6	kHz			
	-6.0dB		-	48.0	-	kHz			
Stopband	(Note 11)	SB	52.4	-	-	kHz			
Passband Ripple		PR	-	-	±0.02	dB			
Stopband Attenuation		SA	54	-	-	dB			
Group Delay Distortion		ΔGD	-	0	-	μs			
Group Delay	(Note 12)	GD	-	21	-	1/fs			
DAC Digital Filter + Analog F	ilter:								
Frequency Response (Note 13)	40kHz	FR	-	-0.3	-	dB			

## FILTER CHARACTERISTICS (fs=192kHz)

 $(Ta=-40 \sim +85^{\circ}C; VA, VD=2.7 \sim 3.6V; DEM=OFF)$ 

Parameter		Symbol	min	typ	max	Units
ADC Digital Filter (Decimation	n LPF):					
Passband (Note 11)	±0.1dB	PB	0	-	56.6	kHz
	-0.2dB		-	57.0	-	kHz
	-3.0dB		-	90.3	ı	kHz
Stopband	(Note 11)	SB	112	-	ı	kHz
Passband Ripple		PR	-	-	±0.02	dB
Stopband Attenuation		SA	70	-	-	dB
Group Delay Distortion		ΔGD	-	0	-	μs
Group Delay	(Note 12)	GD	-	18	-	1/fs
<b>ADC Digital Filter (HPF):</b>						
Frequency Response (Note 11)	-3dB	FR	-	4.0	-	Hz
	-0.1dB		-	26.0	1	Hz
DAC Digital Filter (LPF):						
Passband (Note 11)	±0.5dB	PB	0	-	87.0	kHz
	-6.0dB		-	96.0	ı	kHz
Stopband	(Note 11)	SB	104.9	-	-	kHz
Passband Ripple		PR	-	-	±0.02	dB
Stopband Attenuation		SA	54	-	-	dB
Group Delay Distortion		ΔGD	-	0	-	μs
Group Delay	(Note 12)	GD	-	21	-	1/fs
DAC Digital Filter + Analog I	ilter:					
Frequency Response (Note 13)	40kHz	FR	-	-0.3	-	dB

Note 11. The passband and stopband frequencies scales with fs (sampling frequency). For example, ADC: Passband  $(\pm 0.1 dB) = 0.39375 \text{ x fs}$  (@ fs=48kHz), DAC: Passband  $(\pm 0.06 dB) = 0.45412 \text{ x fs}$ .

Note 12. The calculated delay time resulting from digital filtering. For the ADC, this time is from the input of an analog signal to the setting of 24bit data for both channels to the ADC output register. For the DAC, this time is from setting the 24 bit data both channels at the input register to the output of an analog signal.

Note 13. The reference frequency is 1kHz.

DC CHARACTERISTICS							
$(Ta=-40 \sim +85^{\circ}C; VA, VD=2.4 \sim 3.6V)$							
Parameter	Symbol	min	typ	max	Units		
High-Level Input Voltage	VIH	70%VD	-	-	V		
Low-Level Input Voltage	VIL	-	-	30%VD	V		
High-Level Output Voltage (Iout=-100μA)	VOH	VD-0.5	-	-	V		
Low-Level Output Voltage (Iout=100µA)	VOL	-	-	0.5	V		
Input Leakage Current	Iin	-	-	± 10	μΑ		

	SWITCHING CHARACTERISTICS						
_		$VA, VD=2.4 \sim 3.6V; C_L=20pF)$					
-	rameter		Symbol	min	typ	max	Units
		ming (MCLK)					
I	Frequency: 128	efs, 256fs, 512fs	fCLK	2.048	-	27.648	MHz
	192	2fs, 384fs, 768fs	fCLK	3.072	-	36.864	MHz
I	Pulse Width Lo	ow .	tCLKL	0.4/fCLK	-	-	ns
I	Pulse Width Hi	gh	tCLKH	0.4/fCLK	-	-	ns
LR	CK (VA, VD	= 2.4V~3.6V)					
	Frequency	Normal Speed: 256fs, 512fs	fs	8	-	54	kHz
	384fs, 768fs		fs	8	-	48	kHz
		Double Speed: 256fs	fs	54	-	108	kHz
		384fs	fs	48	-	96	kHz
	Duty Cycle	Slave mode		45	-	55	%
		Master mode		-	50	-	%
LR	CK (VA, VD	= 2.7V~3.6V)	•				•
	Frequency	Quad Speed: 128fs	fs	108	_	216	kHz
	1 3	192fs	fs	96	_	192	kHz
	Duty Cycle	Slave mode		45	-	55	%
		Master mode		-	50	_	%
An	dio Interface						
		$(VA, VD = 2.4V \sim 2.7V)$					
		l: Normal Speed	tBCK	1/128fs	_	_	ns
		Double Speed	tBCK	1/64fs	_	_	ns
	BCLK Pulse	•	tBCKL	60	_	_	ns
		Width High	tBCKH	60	_	_	ns
	LRCK Edge	_	tLRB	20	_	_	ns
	BCLK "↑" to		tBLR	20	_	-	ns
		TO (MSB) (Except I <sup>2</sup> S mode)	tDLR	_	_	40	ns
	BCLK "↓" to		tBSD	_	_	40	ns
	SDTI Hold T		tSDH	20	-	-	ns
	SDTI Setup	Гime	tSDS	20	-	-	ns
	•	$(VA, VD = 2.7V \sim 3.6V)$					
		l: Normal Speed	tBCK	1/128fs	-	-	ns
		Double / Quad Speed	tBCK	1/64fs	-	-	ns
	BCLK Pulse Width Low			33	-	-	ns
		Width High	tBCKL tBCKH	33	-	-	ns
	LRCK Edge		tLRB	20	-	-	ns
	BCLK "↑" to	,	tBLR	20	-	-	ns
		TO (MSB) (Except I <sup>2</sup> S mode)	tDLR	-	-	20	ns
	BCLK "↓" to	* * *	tBSD	-	-	20	ns
	SDTI Hold T	ime	tSDH	13	-	-	ns
	SDTI Setup		tSDS	13	-	-	ns

Note 14. BCLK rising edge must not occur at the same time as LRCK edge.

SWITCHING CHARAC	TERISTICS	(Continued)
------------------	-----------	-------------

 $(Ta=-40 \sim +85^{\circ}C; VA, VD=2.4 \sim 3.6V; C_L=20pF)$ 

Parame	Parameter			min	typ	max	Units
Ma	aster mode (VA, VI	$D = 2.4V \sim 2.7V)$					
BC	LK Frequency		fBCK	-	64fs	-	Hz
BC	LK Duty		dBCK	-	50	-	%
BC	LK "↓" to LRCK		tMBLR	-20	-	40	ns
BC	LK "↓" to SDTO		tBSD	-20	-	40	ns
SD	TI Hold Time		tSDH	20	-	-	ns
SD	TI Setup Time		tSDS	20	-	-	ns
Ma	aster mode (VA, VI	$D = 2.7V \sim 3.6V)$					
BC	BCLK Frequency			-	64fs	-	Hz
BC	BCLK Duty			-	50	-	%
BC	BCLK "↓" to LRCK			-20	-	20	ns
BC	BCLK "↓" to SDTO			-20	-	20	ns
SD	SDTI Hold Time			13	-	-	ns
SD	TI Setup Time		tSDS	13	-	-	ns
Reset T	Timing						
PE	ON Pulse Width	(Note 15)	tPW	150	-	-	ns
PI	ON "↑" to SDTO va	lid (Note 16)					
	Slave Mode	Noraml Speed	tPWV	-	4134	-	1/fs
		Double Speed	tPWV	-	8262	-	1/fs
		Quad Speed	tPWV	-	16518	-	1/fs
	Master Mode	Normal Speed	tPWV	-	4131	-	1/fs
		Double Speed	tPWV	-	8259	-	1/fs
		Quad Speed	tPWV	-	16515	-	1/fs

Note 15. The AK4556 can be reset by bringing the PDN pin = "L".

Note 16. This cycle is the number of LRCK rising edges from the PDN pin = "H".

## **■ Timing Diagram**




Figure 2. Clock Timing




Figure 3. Audio Data Input/Output Timing (Slave)




Figure 4. Audio Data Input/Output Timing (Master)




Figure 5. Reset Timing

## **OPERATION OVERVIEW**

## ■ System Clock

MCLK, BCLK and LRCK (fs) clocks are required in slave mode. The LRCK clock input must be synchronized with MCLK, however the phase is not critical. Table 1 shows the relationship of typical sampling frequency and the system clock frequency. MCLK frequency, BCLK frequency, HPF (ON or OFF) and master/slave are selected by CKS3-0 pins as shown in Table 3. When MCLK is 192fs, 384fs or 768fs, the sampling frequency does not support variable pitch (Table 2).

All external clocks (MCLK, BCLK and LRCK) must be present unless the PDN pin = "L". If these clocks are not provided, the AK4556 may draw excess current due to its use of internal dynamically refreshed logic. If the external clocks are not present, place the AK4556 in power-down mode (PDN pin = "L"). In master mode, the master clock (MCLK) must be provided unless the PDN pin = "L".

fs	MCLK								
18	128fs	192fs	256fs	384fs	512fs	768fs			
32kHz	N/A	N/A	8.192MHz	12.288MHz	16.384MHz	24.576MHz			
44.1kHz	N/A	N/A	11.2896MHz	16.9344MHz	22.5792MHz	33.8688MHz			
48kHz	N/A	N/A	12.288MHz	18.432MHz	24.576MHz	36.864MHz			
96kHz	N/A	N/A	24.576MHz	36.864MHz	N/A	N/A			
192kHz	24.576MHz	36.864MHz	N/A	N/A	N/A	N/A			

Table 1. System Clock Example (N/A: Not Available)

Mode	Sampling Frequency	MCLK
Normal Speed	$8kHz \le fs \le 54kHz$	256fs/512fs
Normai Speed	$8kHz \le fs \le 48kkHz$	384fs/768fs
Double Speed	$54kHz < fs \le 108kHz$	256fs
Double Speed	$48kHz < fs \le 96kHz$	384fs
Quad Speed	$108kHz < fs \le 216kHz$	128fs
Quad Speed	$96kHz < fs \le 192kHz$	192fs

Table 2. Sampling Frequency Range

Mode	CKS3 pin	CKS2 pin	CKS1 pin	CKS0 pin	HPF	M/S	MCLK	Audio Interface Format (See Table 4)
0 (*)	L	L	L	L	ON	Slave	128/192fs (Quad Speed) 256/384fs (Double Speed) 512/768fs (Normal Speed)	LJ/RJ
1	L	L	L	Н	ON	Slave	256/384/512/768fs (Normal Speed)	LJ/RJ
2	L	L	Н	L	OFF	Slave	128/192fs (Quad Speed) 256/384fs (Double Speed) 512/768fs (Normal Speed)	LJ/RJ
3	L	L	Н	Н	OFF	Slave	256/384/512/768fs (Normal Speed)	LJ/RJ
4	L	Н	L	L	ON	Slave	128/192fs (Quad Speed) 256/384fs (Double Speed) 512/768fs (Normal Speed)	I <sup>2</sup> S
5	L	Н	L	Н	ON	Slave	256/384/512/768fs (Normal Speed)	$I^2S$
6	L	Н	Н	L	OFF	Slave	128/192fs (Quad Speed) 256/384fs (Double Speed) 512/768fs (Normal Speed)	I <sup>2</sup> S
7	L	Н	Н	Н	OFF	Slave	256/384/512/768fs (Normal Speed)	$I^2S$
8	Н	L	L	L	ON	Slave	128/192fs (Quad Speed) 256/384fs (Double Speed) 512/768fs (Normal Speed)	LJ
9	Н	L	L	Н	ON	Slave	256/384/512/768fs (Normal Speed)	LJ
10	Н	L	Н	L	OFF	Slave	128/192fs (Quad Speed) 256/384fs (Double Speed) 512/768fs (Normal Speed)	LJ
11	Н	L	Н	Н	OFF	Slave	256/384/512/768fs (Normal Speed)	LJ
12	Н	Н	L	L	ON	Master	256fs (Double Speed)	$I^2S$
13	Н	Н	L	Н	ON	Master	512fs (Normal Speed)	$I^2S$
14 15	H H	H H	H H	L H	ON ON	Master Master	128fs (Quad Speed) 256fs (Normal Speed)	$\frac{I^2S}{I^2S}$

<sup>\*</sup> AK4552 Compatible mode

Table 3. Mode Setting

#### ■ Audio Serial Interface Format

Three modes are supported and selected by the CKS3-0 pins as shown in Table 3 and Table 4. In all modes the serial data format is MSB first, 2's complement. The SDTO is clocked out on the falling edge of BCLK and the SDTI is latched on the rising edge. The audio interface supports both master and slave modes. In slave mode, BCLK and LRCK are input. In master mode, BCLK and LRCK are output with the BCLK frequency fixed to 64fs and the LRCK frequency fixed to 1fs. Also audio interface format is fixed to  $I^2S$  mode.

Mode	SDTO	SDTI	LRCK	BCLK (Slave)	BCLK (Master)
LJ	24bit, MSB justified	24bit, MSB justified	H/L	≥ 48fs	-
$I^2S$	24bit, I <sup>2</sup> S Compatible	24bit, I <sup>2</sup> S Compatible	L/H	≥ 48fs or 32fs	64fs
LJ/RJ	24bit, MSB justified	24bit, LSB justified	H/L	≥ 48fs	-

Table 4. Audio Interface Format




Figure 6. Mode LJ Timing




Figure 7. Mode I<sup>2</sup>S Timing




Figure 8. Mode LJ/RJ Timing

#### ■ De-emphasis Filter

The DAC includes a digital de-emphasis filter ( $tc=50/15\mu s$ ) via an integrated by IIR filter. This filter corresponds to three frequencies (32kHz, 44.1kHz, 48kHz). This setting is done by DEM0 and DEM1 pins. This filter is always OFF in double and quad speed modes.

DEM1	DEM0	Mode
0	0	44.1kHz
0	1	OFF
1	0	48kHz
1	1	32kHz


Table 5. De-emphasis filter control

#### ■ Digital High Pass Filter

The ADC has a Digital High Pass Filter (HPF) for DC-offset cancellation. The cut-off frequency of the HPF is 1Hz at fs=48kHz and the frequency response at 20Hz is -0.12dB. It also scales with the sampling frequency (fs). The HPF is controlled by CKS3-0 pins (Table 3). If the HPF setting (ON/OFF) is changed at operating, click noise occurs by changing DC offset.

#### ■ Power-down & Reset

The ADC and DAC are placed in power-down mode by bringing the PDN pin = "L", and each digital filter is also reset at the same time. These resets should always be done after power-up. For the ADC, an analog initialization cycle starts after exiting the power-down mode. The output data, (SDTO) becomes available after 4131 cycles (@ Normal Speed) of LRCK in master mode or 4134 cycles (@ Normal Speed) of LRCK in slave mode. During initialization, the ADC digital data outputs of both channels are forced to a 2's complement "0". The ADC output data settles and correlates to the input signal after the end of initialization (settling time is approximately equal to the group delay time.) The initialization cycle does not affect the DAC operation.



#### Notes:

- (1) Slave mode (typ): 4134/fs @ Normal Speed, 8262/fs @ Double Speed, 16518/fs @ Quad Speed Master mode (typ): 4131/fs @ Normal Speed, 8259/fs @ Double Speed, 16515/fs @ Quad Speed
- (2) Click noise occurs at the "↑↓" of PDN signal. Mute the analog output externally if the click noise influences system performance.
- (3) LOUT/ROUT pins become Hi-Z at power-down.
- (4) In master mode, LRCK and BICK output "L" at power-down.

Figure 9. Power-up/down Sequence

#### ■ System Reset

The AK4556 should be reset once by bringing the PDN pin "L" after power-up. In slave mode, reset and power down states are released by MCLK and the internal timing starts clocking on the rising edge of LRCK in Mode LJ and Mode LJ/RJ. In Mode I<sup>2</sup>S, it starts clocking on the falling edge of BCLK after the first rising edge of BCLK after the falling edge of LRCK. The AK4556 is in power down state until LRCK is input. In master mode, reset and power down states are released by MCLK. The internal timing also starts by MCLK.

## SYSTEM DESIGN

Figure 10 shows the system connection diagram. An evaluation board [AKD4556] is available which demonstrates application circuit, optimum layout, power supply arrangements and measurement results.




Figure 10. System Connection Diagram Example (Mode 0: AK4552 Compatible Mode)

#### Notes:

- VSS of the AK4556 should be distributed separately from the ground external digital devices.
- Do not allow digital input pins to float.
- When LOUT/ROUT drives some capacitive load, a  $220\Omega$  resistor should be added in series between LOUT/ROUT and capacitive load. In this case, LOUT/ROUT pins can drive capacitor of 400pF.

#### 1. Grounding and Power Supply Decoupling

The AK4556 requires careful attention to power supply and grounding arrangements. VA pin is usually supplied from analog supply in system and VD pin is supplied from VA pin via  $5.1\Omega$ . Alternatively if VA and VD pins are supplied separately, the power up sequence is not critical. VSS pin of the AK4556 should be connected to analog ground plane. System analog ground and digital ground should be connected together near to where the supplies are brought onto the printed circuit board. Decoupling capacitors should be as near to the AK4556 as possible, with the small value ceramic capacitor being the nearest.

#### 2. Voltage Reference

The input to VA voltage sets the analog input/output range. A  $0.1\mu F$  ceramic capacitor and a  $10\mu F$  electrolytic capacitor are connected to VA and VSS pins, normally. VCOM is a signal ground of this chip. A  $2.2\mu F$  electrolytic capacitor in parallel with a  $0.1\mu F$  ceramic capacitor attached to these pins eliminates the effects of high frequency noise. No load current may be drawn from VCOM pin. All signals, especially clock, should be kept away from the VA, VD and VCOM pins in order to avoid unwanted coupling into the AK4556.

#### 3. Analog Inputs

The ADC inputs are single-ended and internally biased to the common voltage (50% VA) with  $8k\Omega$  (typ, @fs=48kHz, 96kHz, 192kHz) resistance. The input signal range scales with the supply voltage and nominally 0.7xVA Vpp (typ). The ADC output data format is 2's complement. The internal HPF removes the DC offset.


The AK4556 samples the analog inputs at 128fs (@ fs=48kHz), 64fs (@fs=96kHz) or 32fs(@192kHz). The digital filter rejects noise above the stop band except for multiples of the sampling frequency of analog inputs. The AK4556 includes an anti-aliasing filter (RC filter) to attenuate a noise around the sampling frequency of analog inputs.

#### 4. Analog Outputs

The analog outputs are also single-ended and centered around the VCOM voltage. The input signal range scales with the supply voltage and nominally 0.7 x VA Vpp (typ). The DAC input data format is 2's complement. The output voltage is a positive full scale for 7FFFFH(@24bit) and a negative full scale for 800000H(@24bit). The ideal output is VCOM voltage for 000000H(@24bit). If the noise generated by the delta-sigma modulator beyond the audio band would be the problem, the attenuation by external filter is required.

DC offsets on analog outputs are eliminated by AC coupling since DAC outputs have DC offsets of a few mV.

# PACKAGE




# ■ Package & Lead frame material

Package molding compound: Epoxy Lead frame material: Cu

Lead frame surface treatment: Solder (Pb free) plate

#### **MARKING**



1) Pin #1 indication

2) Date Code: XXXXXX (6 digits)3) Marketing Code: 4556VT

Revision History					
				<del>,</del>	
Date (YY/MM/DD)	Revision	Reason	Page	Contents	
06/11/06	00	First Edition			

#### IMPORTANT NOTICE

- These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status.
- AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here:
  - a. A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
  - b. A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
- It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.