



### - Table of Contents -

1.	General Description	3
2.	Features	
3.	Functional Block Diagram	4
4.	Pin Description	4
5.	Pad Location	6
6.	ROM Map Configurations	9
7.	External RAM/Flash Memory	11
8.	LCD Display RAM Map	13
9.	LCD driver configurations	14
9.1.	4 Gray Scale LCD Display RAM Map	15
9.2.	Black and White LCD Display RAM Map	18
10.	LCD Power Supply	19
11.	LCDC Control register	22
12.	Oscillators	23
13.	General Purpose I/O	25
14.	Timer1	27
15.	Timer2	28
16.	Time Base	29
17.	Watch Dog Timer	30
18.	Voice Output	30
19.	Low Voltage Detection/Reset	35
20.	Infrared output	36
21.	Universal Asynchronous Receiver/Transmitter	37
21.1	. Interface Registers	38
21.2	2. Baud Rate Configuration Register	39
21.3	3. Interrupt & Identification Register	40
21.4	Line Control Register	41





21.5.	Line Status Register	42
22.	Extension Register Access	43
23.	Summary of Registers and Mask Options	44
24.	Absolute Maximum Rating	47
25.	Recommended Operating Conditions	47
26.	AC/DC Characteristics	48
27.	Application Circuit	49
28.	Important Note	51
29.	Updated History	51





### 1. General Description

HE84760B is a member of 8-bit Micro-controller series developed by King Billion Electronics. External address and data buses are provided to access external memory. This chip has 4096 pixel, 4 gray-scale LCD driver built-in with 2 different configurations, and up to 34-bit general purpose I/O ports. The built-in OP comparator can be used with light, voice, temperature and humility sensor or used to detect the battery low. The 7/8 bits current-type D/A converter and PWM driver output provides the complete speech output solutions. The 512K bytes ROM and 5K bytes RAM can be used for the storage of large speech data, image and text, etc. An UART is included to provide the serial communication capability. IR output makes it suitable for remote control applications.

The instruction sets of HE80000 series is easy to learn and simple to use. There are only thirty-two instructions and four addressing modes. Most of instructions take only 3 oscillator clocks to complete. The performance and low power consumption make it suitable for battery-powered applications such as translator, data bank, educational toy, digital voice recorder, etc.

### 2. Features

✓ Operation Voltage:  $2.4V \sim 3.6V$ 

✓ Dual Clock System: Fast clock 32768 Hz ~ 8 MHz

Slow clock 32768 Hz

✓ Four operation modes: Fast, Slow, Idle, Sleep modes.

- ✓ Internal Program ROM: 512K bytes ✓ Internal RAM: 5K bytes
- ✓ External memory buses to interface external Mask ROM, EPROM, NOR FLASH memory, etc.
- ✓ 22 ~ 34 bi-directional general-purpose I/O ports with push-pull or Open-Drain output type selectable for each I/O pin by mask option.
- ✓ Up to 4096 pixels 4 gray-scale or Black/White LCD driver.
- ✓ Segment extender interface with KD80 and KD83.
- ✓ 4 LCD configurations (COM X SEG): 32 COM x 96 SEG, 48 COM x 80 SEG, 64 COM x 64 SEG, 80 COM x 48 SEG.
- ✓ Built-in LCD power supply with regulator and 3, 4, and 5 times charge pump circuit.
- ✓ One 7/8-bit current-type D/A converter.
- ✓ One 7/8-bit PWM output.
- ✓ One built-in OP comparator.
- ✓ Built-in UART for serial communication.
- ✓ IR output.
- ✓ Low voltage reset:2.2V
- ✓ Low voltage detection: 2.4V, 2.6V, 2.8V and 3.0V
- ✓ Two external interrupts, three internal timer interrupts and extension UART interrupt
- ✓ Watch dog timer to prevent deadlock condition.
- ✓ Two 16-bit timers and one time-base timer.
- ✓ Instruction set: 32 instructions, 4 addressing mode.






# 3. Functional Block Diagram

SEG COM	LCD Driver	8 Bit CPU	Fast Clock OSC.	FXI, FXO
LVL[51], LGS1,LVREG LCAP?A, LCAP?B	LCD Power Supply	512 KB ROM	Slow Clock OSC	SXI, SXO
OLFR, OCCK	Segment Ext. Interface	5 KB RAM TC1	PWM	PWM
SEGA, SEGD	Ext. Memory Interface	TC2	DAC	VO, DAO
PRTC, PRTD, PRT10, PRT17	I/O Port	TBI	OP Amp	OPO,OPIN, OPIP
SIN, SOUT	UART	LVR LVD	IR	IRO

# 4. Pin Description



Pin Name	Pin#	I/O	Description
COM[310]	15 ~ 46	О	LCD COMMON Driver pads.
LVL1	47	P	LCD Bias Voltage 1.
LVL2	48	P	LCD Bias Voltage 2
LVL3	49	P	LCD Bias Voltage 3
LVL4	50	P	LCD Bias Voltage 4
LVL5	51	P	LCD Bias Voltage 5.
LCAP4A	52	O	Charge Pump Capacitor Pin





Pin Name	Pin#	I/O	Description
LCAP2B	53	О	Charge Pump Capacitor Pin.
LCAP2A	54	О	Charge Pump Capacitor Pin.
LCAP1A	55	О	Charge Pump Capacitor Pin.
LCAP1B	56	О	Charge Pump Capacitor Pin.
LCAP3A	57	О	Charge Pump Capacitor Pin.
LVREG	58	О	Voltage Regulator Output. VDD is regulated to generate LVREG, which is in turns pumped to LVP. Adjust resistor between LGS1 and LVREG to set LVREG voltage.
LGS1	59	I	Regulator Voltage Setting
LVAG	60	О	Reference Voltage Output. Fixed 0.9 Volt DC reference voltage
VDD LCD(VDDA)	61		Power supply for LCD charge-pump.
GND LCD(VSSA)	62		LCD power system ground.
OAC	63	О	LCD frame signal for interfacing with LCD segment extender KD80.
OCCK	64		LCD data load pin for interfacing with LCD segment extender KD80.
GND	65		Power ground Input.
OPO	66	О	Output of OP Amp.
OPIP	67	I	Non-inverting input of OP Amp.
OPIN	68	I	Inverting input of OP Amp.
DAO	69	О	Alternate output of DAC.
VO	70	О	DAC Output.
DCTD M	71	I	System Reset input pin. Level trigger, active low on this pin will put the chip in reset
RSTP_N	/1	1	state.
FXO, FXI	72, 73	O, B	connected between FXI and GND. For crystal oscillator, one crystal needs to be placed
TSTP_P	74	Ι	between FXI and FXO. Please refer to application circuit for details.  Test input pin. Please bond this pad and reserve a test point on PCB for debugging. But for improving ESD, please connect this point with zero Ohm resistor to GND.
SXO, SXI	75, 76		External slow clock pins. Slow clock is clock source for LCD display, TIMER1, Time-Base and other internal blocks. Both crystal and RC oscillator are provided. The slow clock type can be selected by mask option MO_SXTAL. Choose '0' for RC type and '1' for crystal oscillator.
VX	77		Input pin for x32 PLL circuit. Connect to external resistor and capacitors as shown in application circuit.
VDD	78	P	Positive power Input. A 0.1 µF decoupling capacitors should be placed as close to IC VDD and GND pads as possible for best decoupling effect.
PRT10[70]	79~86	В	8-bit bi-directional I/O port 10. The output type of I/O pad can also be selected by mask option MO_10PP[70] ('1' for push-pull and '0' for open-drain). As the output structure of I/O pad does not contain tri-state buffer. When using the I/O pad as input pad, "1" must be outputted before reading.
PRTD[72] PRTD[1]/SIN PRTD[0]/SOUT	87~94	В	8-bit bi-directional I/O port D. The output type of I/O pad can also be selected by mask option MO_DPP[70] ('1' for push-pull and '0' for open-drain).  As the output structure of I/O pad does not contain tri-state buffer. When using the I/O as input, '1' must be outputted before reading the pin.  PRTD[72] can be used as wake-up pins. PRTD[76] can be as external interrupt sources.  PRTD[1] shares pad with UART Receiver SIN pin.
PRTC[7:0]	95~102	В	PRTD[0] shares pad with UART transmitter SOUT pin.  8-bit bi-directional I/O port C. The output type of I/O pad can also be selected by mask option MO_CPP[70] ('1' for push-pull and '0' for open-drain).  As the output structure of I/O pad does not contain tri-state buffer. When using the I/O as input, '1' must be outputted before reading the pin.
VDD_RAM	103		Dedicated power input for RAM
IRO	104	О	The Infrared output.
PWM	105	О	The PWM output can drive speaker or buzzer directly. Using VDD & PWM to drive output device.
GND PWM	106	P	Dedicated Ground for PWM output.
_	107~15		COM[3279] pads are shared with SEG[9548] outputs. The functions of the pads to be
CMSG[3279]	4	О	COM drivers or SEG drivers can be selected by mask option MO_COM[10]. Please





Pin Name	Pin#	I/O	Description
			refer to LCD driver configuration for details.
CEC[47, 40]/D[7, 0]	155~	O	LCD segment SEG[4740] outputs share pads with data bus D[70] of external
SEG[4740]/D[70]	162	U	memory.
SEG[3916]/A[230]	163~	О	LCD segment SEG[3916] outputs share pads with address bus A[230] of external
SEG[3910]/A[230]	186	O	memory.
			Output Enable control of external memory shares pad with SEG[15]. The function of
OE/SEG15	187	0	the pin is selected by mask option MO_EXMEM.
OL/SEG12	107		When used as Output Enable control pin, this pin control the tri-state buffer of external
			memory data bus.
			Write Enable control of external memory shares pad with SEG[14]. The function of the
WE/SEG14	188	O	pin is selected by mask option MO_EXMEM.
			When used as Write Enable control pin, this pin controls Write Enable input of the
			external memory device.
			Chip Select 0 of external memory shares pad with SEG[13]. The function of the pin is
CS0/SEG13	1	О	selected by mask option MO_ EXMEM.
			When used as Chip Enable control pin, this pin select or de-select the external memory
			device based on the address been accessed.  Chip Select 1 of external memory shares pad with SEG[12]. The function of the pin is
CS1/SEG12	2	О	selected by mask option MO_EXMEM. When used as Chip Enable control pin, this pin select or de-select the external memory
			device based on the address been accessed.
			Chip Select 2 of external memory shares pad with SEG[11]. The function of the pin is
			selected by mask option MO EXMEM.
CS2/SEG11	3	O	When used as Chip Enable control pin, this pin select or de-select the external memory
			device based on the address been accessed.
			Chip Select 3 of external memory shares pad with SEG[10]. The function of the pin is
			selected by mask option MO EXMEM.
CS3/SEG10	4	O	When used as Chip Enable control pin, this pin select or de-select the external memory
			device based on the address been accessed.
			2-bit bi-directional I/O port 15 is shared with LCD segment pads SEG[98]. The
			function of the pad can be selected individually by mask options MO_LIO15[10].
	_		('1' for LCD and '0' for I/O).
PRT15[10]/SEG[98	5~	B/	The output type of I/O pad can also be selected by mask option MO 15PP[10] (1 for
	6	О	push-pull and '0' for open-drain).
			As the output structure of I/O pad does not contain tri-state buffer. When using the I/O
			as input, "1" must be outputted before reading.
			8-bit bi-directional I/O port 17 is shared with LCD segment pads SEG[70]. The
			function of the pad can be selected individually by mask options MO LIO17[70].
DDT17[7_0]/CEC[7_0	7 14	D/	('1' for LCD and '0' for I/O).
PRT17[70]/SEG[70	7~14	B/ O	The output type of I/O pad can also be selected by mask option MO_17PP[70] (1 for
J			push-pull and '0' for open-drain).
			As the output structure of I/O pad does not contain tri-state buffer. When using the I/O
			as input, "1" must be outputted before reading.

I: Input, O: Output, B: Bidirectional, P: Power.

### **5. Pad Location**

Pad No.	Pad Name	X Coord.	Y Coord.	Pad No.	Pad Name	X Coord.	Y Coord.
1	SEG[13]	-4123.60	934.55	95	PRTC[7]	3769.50	-1354.55
2	SEG[12]	-4123.60	834.55	96	PRTC[6]	4122.00	-1126.45
3	SEG[11]	-4123.60	734.55	97	PRTC[5]	4122.00	-1026.45
4	SEG[10]	-4123.60	634.55	98	PRTC[4]	4122.00	-926.45
5	PRT15[1]	-4123.60	534.55	99	PRTC[3]	4122.00	-826.45
6	PRT15[0]	-4123.60	434.55	100	PRTC[2]	4122.00	-726.45





Pad No.	Pad Name	X Coord.	Y Coord.	Pad No.	Pad Name	X Coord.	Y Coord.
7	PRT17[7]	-4123.60	334.55	101	PRTC[1]	4122.00	
8	PRT17[6]	-4123.60	234.55	102	PRTC[0]	4122.00	
9	PRT17[5]	-4123.60	134.55	103	VDD RAM	4122.00	
10	PRT17[4]	-4123.60	34.55	104	IRO	4122.00	
11	PRT17[3]	-4123.60	-65.45	105	PWM	4122.00	
12	PRT17[2]	-4123.60	-165.45	106	GND PWM	4122.00	
13	PRT17[1]	-4123.60	-265.45	107	CMSG[32]	4122.00	
14	PRT17[0]	-4123.60	-365.45	108	CMSG[33]	4122.00	
15	COM[31]	-4123.60	-465.45	109	CMSG[34]	4122.00	
16	COM[30]	-4123.60	-565.45	110	CMSG[35]	4122.00	
17	COM[29]	-4123.60	-665.45	111	CMSG[36]	4122.00	
18	COM[28]	-4123.60	-765.45	112	CMSG[37]	4122.00	
19	COM[27]	-4123.60	-865.45	113	CMSG[38]	4122.00	
20	COM[26]	-4123.60	-965.45	114	CMSG[39]	4122.00	
21	COM[25]	-3930.50	-1354.55	115	CMSG[40]	3668.40	
22	COM[24]	-3830.50	-1354.55	116	CMSG[41]	3568.40	
23	COM[23]	-3730.50	-1354.55	117	CMSG[42]	3468.40	
24	COM[22]	-3630.50	-1354.55	118	CMSG[43]	3368.40	
25	COM[21]	-3530.50	-1354.55	119	CMSG[44]	3268.40	
26	COM[20]	-3430.50	-1354.55	120	CMSG[45]	3168.40	
27	COM[19]	-3330.50	-1354.55	121	CMSG[46]	3068.40	
28	COM[18]	-3230.50	-1354.55	122	CMSG[47]	2968.40	
29	COM[17]	-3130.50	-1354.55	123	CMSG[48]	2868.40	
30	COM[16]	-3030.50	-1354.55	124	CMSG[49]	2768.40	
31	COM[15]	-2930.50	-1354.55	125	CMSG[50]	2668.40	1354.05
32	COM[14]	-2830.50	-1354.55	126	CMSG[51]	2568.40	1354.05
33	COM[13]	-2730.50	-1354.55	127	CMSG[52]	2468.40	1354.05
34	COM[12]	-2630.50	-1354.55	128	CMSG[53]	2368.40	1354.05
35	COM[11]	-2530.50	-1354.55	129	CMSG[54]	2268.40	1354.05
36	COM[10]	-2430.50	-1354.55	130	CMSG[55]	2168.40	1354.05
37	COM[9]	-2330.50	-1354.55	131	CMSG[56]	2068.40	1354.05
38	COM[8]	-2230.50	-1354.55	132	CMSG[57]	1968.40	1354.05
39	COM[7]	-2130.50	-1354.55	133	CMSG[58]	1868.40	1354.05
40	COM[6]	-2030.50	-1354.55	134	CMSG[59]	1768.40	1354.05
41	COM[5]	-1930.50	-1354.55	135	CMSG[60]	1568.40	1354.05
42	COM[4]	-1830.50	-1354.55	136	CMSG[61]	1468.40	1354.05
43	COM[3]	-1730.50	-1354.55	137	CMSG[62]	1368.40	1354.05
44	COM[2]	-1630.50	-1354.55	138	CMSG[63]	1268.40	1354.05
45	COM[1]	-1530.50	-1354.55	139	CMSG[64]	1168.40	1354.05
46	COM[0]	-1430.50	-1354.55	140	CMSG[65]	1068.40	1354.05
47	LVL1	-1230.50	-1354.55	141	CMSG[66]	968.40	1354.05
48	LVL2	-1130.50	-1354.55	142	CMSG[67]	868.40	1354.05
49	LVL3	-1030.50	-1354.55	143	CMSG[68]	768.40	1354.05
50	LVL4	-930.50	-1354.55	144	CMSG[69]	668.40	1354.05
51	LVL5	-830.50	-1354.55	145	CMSG[70]	568.40	1354.05
52	LCAP4A	-730.50	-1354.55	146	CMSG[71]	468.40	1354.05
53	LCAP2B	-630.50	-1354.55	147	CMSG[72]	368.40	1354.05





Pad No.	Pad Name	X Coord.	Y Coord.	Pad No.	Pad Name	X Coord.	Y Coord.
54	LCAP2A	-530.50	-1354.55	148	CMSG[73]	268.40	1354.05
55	LCAP1A	-430.50	-1354.55	149	CMSG[74]	168.40	1354.05
56	LCAP1B	-330.50	-1354.55	150	CMSG[75]	68.40	1354.05
57	LCAP3A	-230.50		151	CMSG[76]	-31.60	
58	LVREG	-130.50	-1354.55	152	CMSG[77]	-131.60	1354.05
59	LGS1	-30.50	-1354.55	153	CMSG[78]	-231.60	1354.05
60	LVAG	69.50	-1354.55	154	CMSG[79]	-331.60	1354.05
61	VDDA	169.50	-1354.55	155	SEG[47]	-531.60	1354.05
62	VSSA	369.50	-1354.55	156	SEG[46]	-631.60	1354.05
63	OAC	469.50	-1354.55	157	SEG[45]	-731.60	1354.05
64	OCCK	569.50	-1354.55	158	SEG[44]	-831.60	1354.05
65	GND	669.50	-1354.55	159	SEG[43]	-931.60	1354.05
66	OPO	769.50	-1354.55	160	SEG[42]	-1031.60	1354.05
67	OPIP	869.50	-1354.55	161	SEG[41]	-1131.60	1354.05
68	OPIN	969.50	-1354.55	162	SEG[40]	-1231.60	1354.05
69	DAO	1069.50	-1354.55	163	SEG[39]	-1331.60	1354.05
70	VO	1169.50	-1354.55	164	SEG[38]	-1431.60	1354.05
71	RSTP_N	1269.50	-1354.55	165	SEG[37]	-1531.60	1354.05
72	FXO	1369.50	-1354.55	166	SEG[36]	-1631.60	1354.05
73	FXI	1469.50	-1354.55	167	SEG[35]	-1731.60	1354.05
74	TSTP_P	1569.50	-1354.55	168	SEG[34]	-1831.60	1354.05
75	SXO	1669.50	-1354.55	169	SEG[33]	-1931.60	1354.05
76	SXI	1769.50	-1354.55	170	SEG[32]	-2031.60	1354.05
77	VX	1869.50	-1354.55	171	SEG[31]	-2231.60	1354.05
78	VDD	1969.50	-1354.55	172	SEG[30]	-2331.60	1354.05
79	PRT10[7]	2169.50	-1354.55	173	SEG[29]	-2431.60	1354.05
80	PRT10[6]	2269.50	-1354.55	174	SEG[28]	-2531.60	1354.05
81	PRT10[5]	2369.50	-1354.55	175	SEG[27]	-2631.60	1354.05
82	PRT10[4]	2469.50	-1354.55	176	SEG[26]	-2731.60	1354.05
83	PRT10[3]	2569.50	-1354.55	177	SEG[25]	-2831.60	1354.05
84	PRT10[2]	2669.50	-1354.55	178	SEG[24]	-2931.60	1354.05
85	PRT10[1]	2769.50	-1354.55	179	SEG[23]	-3031.60	1354.05
86	PRT10[0]	2869.50	-1354.55	180	SEG[22]	-3131.60	1354.05
87	PRTD[7]	2969.50	-1354.55	181	SEG[21]	-3231.60	1354.05
88	PRTD[6]	3069.50	-1354.55	182	SEG[20]	-3331.60	1354.05
89	PRTD[5]	3169.50	-1354.55	183	SEG[19]	-3431.60	1354.05
90	PRTD[4]	3269.50	-1354.55	184	SEG[18]	-3531.60	1354.05
91	PRTD[3]	3369.50	-1354.55	185	SEG[17]	-3631.60	1354.05
92	PRTD[2]	3469.50	-1354.55	186	SEG[16]	-3731.60	1354.05
93	PRTD[1]	3569.50	-1354.55	187	SEG[15]	-3831.60	1354.05
94	PRTD[0]	3669.50	-1354.55	188	SEG[14]	-3931.60	1354.05





### 6. ROM Map Configurations


The chip has built-in 512K bytes internal ROM. In addition, address and data buses are provided to access External ROM. The MCU can access up to 4M bytes program ROM and up to 16M bytes data space through external buses. The SEG[47..40], SEG[39..16] pads are used as either data and address buses for external ROM or LCD segment driver pads depending on the mask option MO\_EXMEM. When the external ROM mask option is selected, the MCU will retrieve the instructions and data from external ROM through the address and data buses.

The bit  $14 \sim 15$  bit of 16-bit logical program address can be mapped to any one (16K bytes per page) of 256 pages through mapping registers PSA1, PSA2, PSA3. As logical page 0 can not be moved and is always physical page 0, the PSA1  $\sim$  PSA3 contain the physical page addresses of logical pages  $1 \sim 3$ .

	Logical Address														
A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	<b>A</b> 1	A0
Page .	Page Addr.   A13   A12   A11   A10   A9   A8   A7   A6   A5   A4   A3   A2   A1   A0														

A[1514]	Logical Page	Physical Page Address	<b>Physical Address</b>
00	0	0	00A[130]
01	1	PSA1	PSA1+A[130]
10	2	PSA2	PSA2+A[130]
11	3	PSA3	PSA3+A[130]

Register	Address	Type		Bits Definition								
PSA1	0x2C	R/W	A21	A20	A19	A18	A17	A16	A15	A14	0x01	
PSA2	0x2D	R/W	A21	A20	A19	A18	A17	A16	A15	A14	0x02	
PSA3	0x2E	R/W	A21	A20	A19	A18	A17	A16	A15	A14	0x03	








There are four configurations for external memory as determined by mask option MO\_PMODE. For example, when option 0 is selected, 512K bytes of internal ROM will occupy the address range from  $0x000000 \sim 0x07FFFF$  of memory space, while CS1 controls external memory device whose address ranges from 0x200000 to 3FFFFF, etc.

MO_ PMODE [10]	Configuration
00	Option 0
01	Option 1
10	Option 2
11	Option 3

Address	Option0	Address	Option1	Address	Option2	Address	Option3
000000	Int. PROM	000000		000000	Int. PROM	000000	
	(512KB)				(512KB)		CS0
080000	Unused			080000	Unused		
100000	CS0		CCO	100000	CS0	100000	CC1
200000			CS0	200000		2FFFFF	CS1
	CC1				CC1	300000	Int. PROM
	CS1				CS1		(512KB)
3FFFFF		3FFFFF		3FFFF		380000	Unused
400000		400000		400000	T T 1	400000	
					Unused		
	CS2		CS1	600000			CS2
					CS2		
7FFFFF		7FFFFF		7FFFFF		7FFFFF	
800000		800000		800000		800000	
	CS3		CS2		CS3		CS3
FFFFFF		FFFFFF		FFFFF		FFFFF	
	Legend: Int.	Program	Int. Data	Ext. Progra	m Ext. Dat		







### 7. External RAM/Flash Memory

The external memory devices can be mask ROM, static RAM, or NOR type FLASH memory. Most NOR type FLASH memory and RAM can be used as external storage for both program and data, so program can be downloaded to external memory devices for future execution. However, there are some limitations. When the data is to be written to external devices, the loader must reside in internal program space. In other words, the loader program must be in internal ROM. When download is completed, the program in the external memory can be run.

The data written to external memory devices is through a command interface composed of AC, EXMC and EXMD registers for setting up the memory addresses, switching memory buses, generating read/write pulse, read/write memory contents, etc. When writing finishes, external memory can be switched back the external address and data bus for CPU to fetch data and instructions.

Writing to address registers is through a common register AC. Writing to AC will write data to ACL, ACH, and then ACP in cyclic order. The sequence will be reset by an access to EXMD register. Therefore, it is advisable to make a dummy read to EXMD register before writing to AC, so that the first write will be made to ACL.





AC	Mode	Description	Reset Value
ACL	R/W	Address Counter Low for AC7 ~ AC0	""
ACH	R/W	Address Counter High for AC15 ~ AC8	""
ACP	R/W	Address Counter Page for AC23 ~ AC16	""

ACL: Lowest Significant Byte of Address Counter.

ACH: 2<sup>nd</sup> Byte of Address Counter.

ACP: Most Significant Byte of Address Counter.

Register	Mode	Descrip	tion							Reset Value
EXMC	W	-	-	-	-	-	DNLD	RD	WR	"011"

DNLD: Switch the bus to download bus.

RD: Read pulse control. WR: Write pulse control.

After address setup, the data can be written to address device through EXMD register. Program must generate the required write pulse by firmware. The address counter AC will automatically increment with each read/write access.

Register	Type		Description							Reset Value
EXMD	R/W	D7	D6	D5	D4	D3	D2	D1	D0	""

The procedure for downloading data from I/O or any other sources, i.e. command mode ROM device is as follows:

- 1. Switch the external memory to download bus by setting the DNLD bit of EXMC register.
- 2. Make a dummy read to EXMD register to reset the AC pointer.
- 3. Set up the address for transferring data by first writing to ACL, and then ACH and ACP with the first 3 writes to register.
- 4. Start writing to addressed device by first writing 1 byte of data to EXMD register, clear WR bit of CMD register and set it again, the AC will increment with each write pulse.
- 5. To read addressed device, clear RD bit of EXMC register, read EXMD register and set RD bit again. The AC will also increment with each read pulse. Read back for verification is optional. Please note that read back can also be made through external address and data bus when the bus is switched back to program bus.
- 6. Switch back to normal bus for program execution and data access by clearing the DNLD bit of EXMC register.

Please note that NOR FLASH memory from different manufacturers such as Intel, AMD, SST, etc. requires various command sequence to set up. Programmer still needs to follow the respective specifications of the vendors.





### 8. LCD Display RAM Map

The gray-scale LCD driver can be configured to be a 4 gray-scales or black and white display by mask option MO\_GRAY\_MODE.

MO_GRAY_MODE[10]	Gray levels
00	Not allowed
01	4
10	2 (B/W)
11	2 (B/W)

For 4 gray-scale display, 2-bit of RAM is required for each pixel and 1-bit for black and white display. For different LCD configuration, the LCD display RAM is arranged differently. The following figure shows one byte of RAM in different LCD configurations:

0F 0	0E (	0D	0C	0B	0A	09	08	07	06	05	04	03	02	01	00
XX XX	XX X	$\Lambda \Lambda$	XX												

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Black/White	SEG7	SEG6	SEG5	SEG4	SEG3	SEG2	SEG1	SEG0
4 Gray scales	SEG3		SEG2		SEG1		SEG0	

The 4 Gray Scale register GRAY0  $\sim$  GRAY3 is the mapping register between the levels selected in RAM and the real gray scale. In other words, if the content of GRAY0 is 0x03, when value of a certain pixel is 0, the displayed effect will correspond to actual gray level 3. The 4 gray scale display utilizes registers GRAY0  $\sim$  GRAY3 to select among 32 gray levels to correspond to level 0  $\sim$  3. Thus user can pick the gray levels which give the best and most linear effect.

4 Gray Scale registers share a common register address GRAY16. When writing is made to the register, it will step down to next register in order. The writing sequence can be reset by clearing bit 5 of LCDC register.

<b>GRAY16</b>		Field							
Seq.	Bit4	Bit4 Bit3 Bit2 Bit1 Bit0							
1		GRAY0							
2		GRAY1							
3		GRAY2							
4			GRAY3			0x06			





# 9. LCD driver configurations

There are 4 LCD configurations selectable by mask option MO\_COM[1..0] for this chip. The function of CMSG[79..64] in each configuration is listed in the following table.

MO_COM[10]	Configuration COM x SEG	CMSG[7964] Function	CMSG[6348] Function	CMSG[4732] Function
00	32 x 96	SEG[4863]	SEG[6479]	SEG[8095]
01	48 x 80	SEG[4863]	SEG[6479]	COM[4732]
10	64 x 64	SEG[4863]	COM[6348]	COM[4732]
11	80 x 48	COM[7964]	COM[6348]	COM[4732]

COMXSEG	32X96	48X80	64X64	80X48
CMSG32	SEG95	COM32	COM32	COM32
CMSG33	SEG94	COM33	COM33	COM33
CMSG34	SEG93	COM34	COM34	COM34
CMSG35	SEG92	COM35	COM35	COM35
CMSG36	SEG91	COM36	COM36	COM36
CMSG37	SEG90	COM37	COM37	COM37
CMSG38	SEG89	COM38	COM38	COM38
CMSG39	SEG88	COM39	COM39	COM39
CMSG40	SEG87	COM40	COM40	COM40
CMSG41	SEG86	COM41	COM41	COM41
CMSG42	SEG85	COM42	COM42	COM42
CMSG43	SEG84	COM43	COM43	COM43
CMSG44	SEG83	COM44	COM44	COM44
CMSG45	SEG82	COM45	COM45	COM45
CMSG46	SEG81	COM46	COM46	COM46
CMSG47	SEG80	COM47	COM47	COM47
CMSG48	SEG79	SEG79	COM48	COM48
CMSG49	SEG78	SEG78	COM49	COM49
CMSG50	SEG77	SEG77	COM50	COM50
CMSG51	SEG76	SEG76	COM51	COM51
CMSG52	SEG75	SEG75	COM52	COM52
CMSG53	SEG74	SEG74	COM53	COM53
CMSG54	SEG73	SEG73	COM54	COM54
CMSG55	SEG72	SEG72	COM55	COM55
CMSG56	SEG71	SEG71	COM56	COM56
CMSG57	SEG70	SEG70	COM57	COM57
CMSG58	SEG69	SEG69	COM58	COM58
CMSG59	SEG68	SEG68	COM59	COM59
CMSG60	SEG67	SEG67	COM60	COM60
CMSG61	SEG66	SEG66	COM61	COM61
CMSG62	SEG65	SEG65	COM62	COM62
CMSG63	SEG64	SEG64	COM63	COM63
CMSG64	SEG63	SEG63	SEG63	COM64
CMSG65	SEG62	SEG62	SEG62	COM65
CMSG66	SEG61	SEG61	SEG61	COM66
CMSG67	SEG60	SEG60	SEG60	COM67
CMSG68	SEG59	SEG59	SEG59	COM68
CMSG69	SEG58	SEG58	SEG58	COM69
CMSG70	SEG57	SEG57	SEG57	COM70
CMSG71	SEG56	SEG56	SEG56	COM71
CMSG72	SEG55	SEG55	SEG55	COM72
CMSG73	SEG54	SEG54	SEG54	COM73
CMSG73	SEG54 SEG53	SEG54 SEG53	SEG54 SEG53	COM74
CMSG74	SEG53	SEG53	SEG53	COM75
CMSG75	SEG52 SEG51	SEG52 SEG51	SEG52 SEG51	COM76
CMSG76	SEG50	SEG51	SEG50	COM77
CMSG78	SEG49	SEG49	SEG49	COM78
CMSG79	SEG48	SEG48	SEG48	COM79
	i	i	i	i

Since there are 2 LCD driver configurations available for selection by mask option, the RAM map of LCD drivers is listed below for all configurations. Any unused RAM as marked with '\*' sign can be used as general purposed RAM by application programs





# 9.1. 4 Gray Scale LCD Display RAM Map

	Cnf	32x96	48x80	64x64	80x48	
Page	Loc.	F 0	F 0	F 0	F 0	
	00	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM0
	10	* S95 ~ S64	* S79 ~ S64	*	*	COMO
	20	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM1
	30	* S95 ~ S64	* S79 ~ S64	*	*	COM1
	40	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM2
	50	* S95 ~ S64	* S79 ~ S64	*	*	COM2
	60	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM3
1	70	* S95 ~ S64	* \$79 ~ \$64	*	*	COMS
1	80	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM4
	90	* S95 ~ S64	* S79 ~ S64	*	*	COM4
	A0	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM5
	В0	* S95 ~ S64	* S79 ~ S64	*	*	COMS
	C0	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM6
	D0	* S95 ~ S64	* S79 ~ S64	*	*	COMO
	E0	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM7
	F0	* S95 ~ S64	* S79 ~ S64	*	*	COM7
	00	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM8
	10	* S95 ~ S64	* S79 ~ S64	*	*	COM
	20	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	СОМ9
	30	* S95 ~ S64	* S79 ~ S64	*	*	COM
	40	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM10
	50	* S95 ~ S64	* S79 ~ S64	*	*	COMITO
	60	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM11
2	70	* S95 ~ S64	* S79 ~ S64	*	*	COMIT
2	80	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM12
	90	* S95 ~ S64	* S79 ~ S64	*	*	COM12
	A0	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM13
	В0	* S95 ~ S64	* S79 ~ S64	*	*	COMITS
	C0	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM14
	D0	* S95 ~ S64	* S79 ~ S64	*	*	COMIT
	E0	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM15
	F0	* S95 ~ S64	* S79 ~ S64	*	*	COMITS
	00	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM16
	10	* S95 ~ S64	* S79 ~ S64	*	*	COMIO
	20	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM17
	30	* S95 ~ S64	* S79 ~ S64	*	*	COMIT
	40	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM18
	50	* S95 ~ S64	* S79 ~ S64	*	*	COMITO
	60	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM19
3	70	* S95 ~ S64	* S79 ~ S64	*	*	001,117
	80	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM20
	90	* \$95 ~ \$64	* S79 ~ S64	*	*	201.120
	A0	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM21
	B0	* \$95 ~ \$64	S64	*	*	
	C0	S63 ~ S00	\$63 ~ \$00	S63 ~ S00	* S47 ~ S00	COM22
	D0	* \$95 ~ \$64	S64	*	*	
	E0	S63 ~ S00	\$63 ~ \$00	S63 ~ S00	* S47 ~ S00	COM23
	F0	* \$95 ~ \$64	S64	*	*	201.120
4	00	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM24
	10	* \$95 ~ \$64	S64	*	*	
	20	S63 ~ S00	\$63 ~ \$00	S63 ~ S00	* S47 ~ S00	COM25
	30	* \$95 ~ \$64	S64	*	*	
	40	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM26





	Cnf	32x96	48x80	64x64	80x48	
Page	Loc.		F 0	F 0	F 0	
	50	* \$95 ~ \$64	* \$79 ~ \$64	*	*	
	60	$S63 \sim S00$	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM27
	70	* S95 ~ S64	* S79 ~ S64	*	*	CONIZ
	80	S63 ~ S00	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM28
	90	* S95 ~ S64	* S79 ~ S64	*	*	001/120
	A0	S63 ~ S00	\$63 ~ \$00	S63 ~ S00	* S47 ~ S00	COM29
	B0	* \$95 ~ \$64	S64	*	*	
	C0	\$63 ~ \$00 * \$95 ~ \$64	\$63 ~ \$00 * \$79 ~	S63 ~ S00 *	* S47 ~ S00	COM30
	D0	* \$95 ~ \$64 \$63 ~ \$00	S64			
	E0 F0	* S95 ~ S64	\$63 ~ \$00 * \$79 ~	S63 ~ S00 *	* S47 ~ S00	COM31
	00	*	S63 ~ S00	S63 ~ S00	* S47 ~ S00	
	10	*	* S79 ~	*	*	COM32
	20	*	S63 ~ S00	S63 ~ S00	* S47 ~ S00	
	30	*	* S79 ~ S64	*	*	COM33
	40	*	S63 ~ S00	S63 ~ S00	* S47 ~ S00	GG2.52.4
	50	*	* S79 ~ S64	*	*	COM34
	60	*	S63 ~ S00	S63 ~ S00	* S47 ~ S00	GOV 12.5
_	70	*	* \$79 ~ \$64	*	*	COM35
5	80	*	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM26
	90	*	* S79 ~ S64	*	*	COM36
	A0	*	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM37
	В0	*	* S79 ~ S64	*	*	COMS
	C0	*	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM38
	D0	*	* S79 ~ S64	*	*	COMISO
	E0	*	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM39
	F0	*	* S79 ~ S64	*	*	001/157
	00	*	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM40
	10	*	S64	*	*	
	20	*	\$63 ~ \$00 * \$79 ~	\$63 ~ \$00 *	* S47 ~ S00	COM41
	30	*	* S64			
	40 50	*	\$63 ~ \$00 * \$79 ~	\$63 ~ \$00 *	* S47 ~ S00 *	COM42
	60	*	S63 ~ S00	S63 ~ S00	* S47 ~ S00	
	70	*	* S79 ~	*	*	COM43
6	80	*	S63 ~ S00	S63 ~ S00	* S47 ~ S00	
	90	*	* S79 ~	*	*	COM44
	A0	*	S63 ~ S00	S63 ~ S00	* S47 ~ S00	003.545
	В0	*	* S79 ~ S64	*	*	COM45
	C0	*	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COMAG
	D0	*	* \$79 ~ \$64	*	*	COM46
	E0	*	S63 ~ S00	S63 ~ S00	* S47 ~ S00	COM47
	F0	*	* S79 ~ S64	*	*	COIVI4/
7	00	*	*	S63 ~ S00	* S47 ~ S00	COM48
	10	*		*	*	2011110
	20	*	*	S63 ~ S00	* S47 ~ S00	COM49
	30	*		*	*	
	40	*	*	\$63 ~ \$00 *	* S47 ~ S00 *	COM50
	50	*	*			
	60 70	*	T	\$63 ~ \$00 *	* S47 ~ S00 *	COM51
	80	*	*	S63 ~ S00	* S47 ~ S00	
	90	*		\$03 ~ \$00 *	*   54/~500	COM52
	A0	*	*	S63 ~ S00	* S47 ~ S00	
	B0	*		*	*	COM53
	C0	*	*	S63 ~ S00	* S47 ~ S00	COM54
	23		<u>l</u>	1 22 27	2 500	0.01110.1





	Cnf	32x96	48x80	64x64	80x48		
Page	Loc.	F 0	F 0	F 0	F 0		
	D0	*		*	*		
	E0	*	*	S63 ~ S00	* S47 ~ S00	COM55	
	F0	*	*	*	*	COMSS	
	00	*	*	S63 ~ S00	* S47 ~ S00	COM56	
	10	*	*	*	*	COM30	
	20	*	*	S63 ~ S00	* S47 ~ S00	COM57	
	30	*	*	*	*	COM37	
	40	*	*	S63 ~ S00	* S47 ~ S00	COM58	
	50	*	*	*	*	COMIS	
	60	*	*	S63 ~ S00	* S47 ~ S00	COM59	
8	70	*	*	*	*	CONIST	
O	80	*	*	S63 ~ S00	* S47 ~ S00	COM60	
	90	*	*	*	*	COMIOO	
	A0	*	*	S63 ~ S00	* S47 ~ S00	COM61	
	В0	*	*	*	*	COMO	
	C0	*	*	S63 ~ S00	* S47 ~ S00	COM62	
	D0	*	*	*	*	CONIOZ	
	E0	*	*	S63 ~ S00	* S47 ~ S00	COM63	
	F0	*	*	*	*	CO11105	
	00	*	*	*	* S47 ~ S00	COM64	
	10	*	*	*	*	COMO	
	20	*	*	*	* S47 ~ S00	COM65	
	30	*	*	*	*		
	40	*	*	*	* S47 ~ S00	COM66	
	50	*	*	*	*	2011100	
	60	*	*	*	* S47 ~ S00	COM67	
9	70	*	*	*	*	2011107	
	80	*	*	*	* S47 ~ S00	COM68	
	90	*	*	*	*		
	A0	*	*	*	* S47 ~ S00	COM69	
	В0	*	*	*	*		
	C0	*	*	*	* S47 ~ S00	COM70	
	D0	*	*	*	*	- / -	
	E0	*	*	*	* S47 ~ S00	COM71	
	F0	*	*	*	*		
	00	*	*	*	* S47 ~ S00 *	COM72	
	10	*	*	*			
	20	*	*	*	* S47 ~ S00 *	COM73	
	30	*	*	*			
	40	*	*	*	* S47 ~ S00 *	COM74	
	50	*	*	*			
	60	*	*	*	* S47 ~ S00 *	COM75	
Α	70	*	*	*			
	80	*	*	*	* S47 ~ S00 *	COM76	
	90	*	*	*			
	A0	*	*	*	* S47 ~ S00 *	COM77	
	B0	*	*	*			
	C0	*	*	*	* S47 ~ S00 *	COM78	
	D0	*	*	*			
	E0	*	*	*	* S47 ~ S00 *	COM79	
	F0	·	·P	-4	-P		





# 9.2. Black and White LCD Display RAM Map

	Cnf	32x96		48x80		64x64		80x48		
Page	Loc.	F	0	F	0	F	0	F	0	
	00	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM0
	10	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM1
	20	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM2
	30	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM3
	40	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM4
	50	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM5
	60	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM6
1	70	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM7
1	80	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM8
	90	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM9
	A0	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM10
	В0	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM11
	C0	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM12
	D0	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM13
	E0	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM14
	F0	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM15
	00	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM16
	10	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM17
	20	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM18
	30	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM19
	40	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM20
	50	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM21
	60	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM22
	70	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM23
2	80	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM24
	90	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM25
	A0	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM26
	B0	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM27
	C0	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM28
	D0	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM29
	E0	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM30
	F0	*	S95 ~ S00	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM31
	00		*	*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM32
	10			*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM33
	20			*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM34
	30			*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM35
	40			*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM36
	50			*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM37
	60			*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM37
	70			*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM39
3	80			*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM40
	90			*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM41
	A0			*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM42
	B0			*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM43
	C0			*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM44
	D0			*	S79 ~ S00	*	S63 ~ S00	*	S47 ~ S00	COM45
	E0			*	S79 ~ S00	*	$$63 \sim $00$ $$63 \sim $00$	*	S47 ~ S00	COM46
	F0			*	S79 ~ S00	*	$S63 \sim S00$ $S63 \sim S00$	*	S47 ~ S00	COM46 COM47
4	00				*	*	$863 \sim 800$ $863 \sim 800$	*	S47 ~ S00	COM47 COM48
4	10					*	S63 ~ S00	*	S47 ~ S00	COM49
	20					*	S63 ~ S00	*	S47 ~ S00	COM50
	30					*		*	S47 ~ S00	+
	30						S63 ~ S00	*	547 ~ 500	COM51





	Cnf	32x	x96	482	x80	642	x64	802	x48	
Page	Loc.	F	0	F	0	F	0	F	0	
	40					*	S63 ~ S00	*	S47 ~ S00	COM52
	50					*	S63 ~ S00	*	S47 ~ S00	COM53
	60					*	S63 ~ S00	*	S47 ~ S00	COM54
	70					*	S63 ~ S00	*	S47 ~ S00	COM55
	80					*	S63 ~ S00	*	S47 ~ S00	COM56
	90					*	S63 ~ S00	*	S47 ~ S00	COM57
	A0					*	S63 ~ S00	*	S47 ~ S00	COM58
	В0					*	S63 ~ S00	*	S47 ~ S00	COM59
	C0					*	S63 ~ S00	*	S47 ~ S00	COM60
	D0					*	S63 ~ S00	*	S47 ~ S00	COM61
	E0					*	S63 ~ S00	*	S47 ~ S00	COM62
	F0					*	S63 ~ S00	*	S47 ~ S00	COM63
	00							*	S47 ~ S00	COM64
	10							*	S47 ~ S00	COM65
	20							*	S47 ~ S00	COM66
	30							*	S47 ~ S00	COM67
	40							*	S47 ~ S00	COM68
	50							*	S47 ~ S00	COM69
	60							*	S47 ~ S00	COM70
5	70					,	*	*	S47 ~ S00	COM71
3	80							*	S47 ~ S00	COM72
	90							*	S47 ~ S00	COM73
	A0							*	S47 ~ S00	COM74
	В0							*	S47 ~ S00	COM75
	C0							*	S47 ~ S00	COM76
	D0							*	S47 ~ S00	COM77
	E0							*	S47 ~ S00	COM78
	F0							*	S47 ~ S00	COM79

## 10. LCD Power Supply

The built-in LCD power supply is equipped with input voltage regulator, voltage multiplier and bias voltage generating circuit with active buffer instead of passive resistor voltage dividing network. If the external LCD power is provided, the internal LCD power system shall be disabled. The following table shows the relationship of the LCD power system

LCDE(LCDC BIT0)	MO_PSMODE[1:0]	Function		
		Internal voltage multiplier and Bias voltage		
1	00	generating circuit are enable to supply the		
		LCD display power.		
		Internal voltage multiplier is enabled, but the		
1	01	Bias voltage generating circuit is disabled, and		
1	V1	the external power sources are applied		
		LV4~LV1.		





		Internal voltage multiplier is disabled, but the	
		Bias voltage generating circuit is enabled.	
1	10	The single external power is applied to LV5,	
		and internal bias circuit will generate the	
		LV4~LV1 voltages.	
		Internal voltage multiplier and Bias voltage	
1	11	generating circuit are disabled, and the	
1	11	external power sources are applied to	
		LV5~LV1.	
0	00	The lcd power system is disable,but the LV5~	
0	00	LV1 is applied to VDD.	
		The lcd power system is disable,but the LV5	
0	01	is applied to VDD and LV4~LV1 is applied to	
		hight impedance.	
		The lcd power system is disable, LV5 is	
0	10	applied to hight impedance, and the LV4~LV1	
		Applied to LV5.	
0	11	The lcd power system is disable, LV5~LV1 is	
0	11	applied to hight impedance.	


when the internal LCD power system is used by internal voltage multiplier. The input voltage is regulated to LVREG using the internally by resistor between LGS1 and LVREG generated LVAG as reference voltage. LVREG can be adjusted

LVREG adjustment guideline: First, the level of VDD must be 0.3 volt higher than LVREG even at the end of battery life for the regulator to function properly. For example, if the VDD is expected to drop to 2.2 volts when battery is low, then the level of LVREG can only be set at 1.9 volts max. Secondly, the higher the level of LVREG, the less multiples it requires pumping LV5 to same level. For example, to pump the 2.25 volts to 9 volts requires 4 times multiplier; to pump the 3 volts to 9 volts requires only 3 time multiplier which consumes less power. So it is advisable not to adjust the LVREG to an unnecessary low level.

**Voltage multiplication:** The LVREG is then multiplied by 3, 4, or 5 times, depending on external capacitors configurations as shown below, to generate LV5. Please note that LV5 must be lower than 8.5 volts to prevent chip from breaking down.







Different duties require different bias settings. There is some theoretical correspondence between the Duty and Bias Setting. However, it is better to use it as starting point and adjust it with real LCD panel connected to it to determine the final setting. The theoretic relationship between the duty and bias setting as following:

<b>Duty Cycle</b>	<b>Normal Bias</b>	<b>Alternative Bias</b>
32 duty	1/7	1/7.5
48 duty	1/8	1/7.5, 1/8.5
64 duty	1/9	1/8.5, 1/9.5
80 duty	1/10	1/9.5, 1/10.5

The bias setting is made by mask option MO LBSR[2..0].

MO_LBSR[20]	<b>Bias Setting</b>
000	1/7
001	1/7.5
010	1/8
011	1/8.5
100	1/9
101	1/9.5
110	1/10
111	1/5





# 11. LCDC Control register

LCD Control Register LCDC controls the functions of LCD driver.

LCDC	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Field	-	-	CLR_GP	GRAY			BLANK	LCDE
Mode	-	-	W	W			W	W
Reset	-	-	1	XXX			1	0

Field	Value	Function				
CLR GP	0	Reset GRAY palette register pointer by write '0' to CLR_GP bit.				
CLK_GF	1	No effect on GRAY palette register pointer.				
	000	LCD is darkest.				
GRAY	LCD display contrast adjustment.					
	111	LCD is lightest.				
	0	Normal display.				
BLANK	1	LCD display blanked. The COM signals of LCD driver output inactive levels (LVL4 and LVL1) while SEG signals output normal display patterns.				
LCDE	0	LCD driver disabled, LCD driver has no output signal and applied to VDD				
LCDE	1	LCD driver Enabled.				

Please note that LCD driver must be turned off before the system goes into "sleep" mode. That means user must clear the bit 0 of LCDC to turn off LCD driving circuit before setting bit6 of OP1 to enter sleep mode. Large current might happen if the procedure is not followed.


Please note that LCD driver uses slow clock as clock source. The LCD display will not display normally if it works in Fast clock only mode because the LCD refresh action is too fast.





### 12. Oscillators

The MCU is equipped with two clock sources with a variety of selections on the types of oscillators to choose from. The system designer can select oscillator types based on the cost target, timing accuracy requirements etc. Crystal, Resonator or the RC oscillator can be used as fast clock source, components should be placed as close to the pins as possible. The type of oscillator used is selected by mask option MO\_FXTAL.



The RC oscillator has a built-in capacitor. An external resistor is needed to connect from FXI to GND to determine the oscillation frequency. The capacitance of internal RC oscillator is selected by mask option MO\_RCAP[2..0].

MO_RCAP[2:0]	Internal RC Cap. (pF)
000	2
001	4
010	7
011	14
100	20
101	40
110	50
111	60

The following table shows the combinations of R and C, and the resulting frequency. Please note that oscillation frequency in the table only represents oscillation frequencies of certain samples. The actual oscillation frequency may vary up to  $\pm 15\%$  from lot to lot due to process parameter variations. User must take this into consideration when using this chip in applications.






#### **Ring Oscillator Frequency Table**

$R(K\Omega)$ $C(pF)$	40	20	14	7	4	2	
30.20	0.8	1.5	2.0	3.0	4.0	5.0	MHz
19.92	1.2	2.2	2.8	4.4	5.6	7.0	MHz
9.98	2.3	4.0	5.1	7.5	9.4	11.4	MHz

Two types of oscillator, crystal and RC, can be used as slow clock selectable by mask option MO\_SXTAL. If used time keeping function or other applications that required the accurate timing, crystal oscillator is recommended. If the timing accuracy is not important, then RC type oscillator can be used to reduce cost.



With two clock sources available, the system can switch among operation modes of Normal, Slow, Idle, and Sleep modes by the setting of OP1 and OP2 registers as shown in tables below to suit the needs of application such as high speed or low power, etc.

OP1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Field	DRDY	STOP	SLOW	INTE	T2E	T1E	Z	C
Mode	R/W							
Reset	1	0	0	0	0	0	-	-

OP2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Field	IDLE	PNWK	TCWK	TBE	TBS[30]			
Mode	R/W	R	R	R/W	W	W	W	W
Reset	0	-	-	0	-	-	-	-

If the dual clock mode is used, the LCD display, Timer1 and Timer Base will derive its clock source from slow clock while the other blocks will operate with the fast clock.






## 13. General Purpose I/O

There are three dedicated general purpose I/O port, PRTC, PRTD and PRT10, while PRT15[1..0] and PRT17 are multiplexed with LCD segment driver pins. All the I/O Ports are bi-directional and of non-tri-state output structure. The output has weak sourcing (50  $\mu$ A) and stronger sinking (1 mA) capability and each can be configured as push-pull or open-drain output structure individually by mask option.

When the I/O port is used as input, the weakly high sourcing can be used as weakly pull-up. Open drain can be used if the pull-up is not required and let the external driver to drive the pin. Please note that a floating pad could cause more power consumption since the noise could interfere with the circuit and cause the input to toggle. A '1' needs to be written to port first before reading the input data from the I/O pin. If the PMOS is used as pull-up, care should be taken to avoid the constant power drain by DC path between pull-up and external circuit.

The input port has built-in Schmidt trigger to prevent it from chattering. The hysteresis level of Schmidt trigger is 1/3 VDD.



As pads of PRT15 and PRT17 are shared with LCD segment driver, the function of the pad is determined by mask options. Following table is the setting for MO\_LIO?[...] and MO\_?PP[...] and others related to LCD display setting and pin assignment features.





MO_LIO?[]	MO_?PP[]	I/O Port	LCD Pin
0	0	Open-drain output	
0	1	Push-pull output	
1	0		XX
1	1		LCD Display

--: Function not available.

xx: Displayable, but may have abnormal leakage current, do not use.






### 14. Timer1

The Timer1 consists of two 8-bit write-only preload registers T1H and T1L and 16-bit down counter. If Timer1 is enabled, the counter will decrement by one with each incoming clock pulse. Timer1 interrupt will be generated when the counter underflows - counts down to FFFFH. And the counter will be automatically reloaded with the value of T1H and T1L.

The clock source of Timer1 is derived from slow clock "SCK" at dual clock or slow clock only mode. And it comes from the fast clock "FCK" at fast clock only mode.

Please note that the interrupt is generated when counter counts from 0000H to FFFFH. If the value of T1H and T1L is N, and count down to FFFFH, the total count is N+1. The content of counter is zero when system resets. Once it is enabled to count at this moment, interrupt will be generated immediately and value of T1H and T1L will be loaded since it counts to FFFFH. So the T1H and T1L value should be set before enabling Timer1.



The Timer1 related control registers are list as below:

_					
Register	Address	Field	<b>Bit position</b>	Mode	Description
IER	0x02	TC1_IER	2	R/W	0: TC1 interrupt is disabled. (default) 1: TC1 interrupt is enabled.
T1L	0x03	T1L[7:0]	7~0	W	Low byte of TC1 pre-load value
T1H	0x04	T1H[7:0]	7~0	W	High byte of TC1 pre-load value
OP1	0x09	TC1E	2	R/W	0: TC1 is disabled. (default) 1: TC1 is enabled.





### **15.** Timer 2


Timer2 is similar in structure to Timer1 except that clock source of Timer2 comes from the system clock "Fsys"/1.5. The system clock "Fsys" varies depending on the operation modes of the MCU.

The Timer2 consists of two 8-bit write-only preload registers T2H and T2L and 16-bit down counter. If Timer2 is enabled, counter will decrement by one with each incoming clock pulse. Timer2 interrupt will be generated when the counter underflows - counts down to FFFFH. And it will be automatically reloaded with the value of T2H and T2L.

Please note that the interrupt signal is generated when counter counts from 0000H to FFFFH. If the value of counter is N, and count down to FFFFH, the total count is N+1. The content of counter is zero when system resets. Once it is enabled to count at this time, the interrupt will be generated immediately and value of T2H and T2L will be loaded since the counter counts to FFFFH. So the T2H and T2L value should be set before enabling Timer2.

The Timer2 related control registers are list as below:

Register	Address	Field	Bit position	Mode	Description
IER	0x02	TC2 IER	1		0: TC2 interrupt is disabled. (default)
IEK	UXU2	ICZ_IER	1	K/W	1: TC2 interrupt is enabled.
T2L	0x05	T2L[7:0]	7~0	W	Low byte of TC2 pre-load value
T2H	0x06	T2H[7:0]	7~0	W	High byte of TC2 pre-load value
OP1	0x09	TC2E	2	R/W	0: TC2 is disabled. (default)
OFI	0x09	ICZE	3	K/W	1: TC2 is enabled.







### 16. Time Base

The TB timer is used to generate time-out interrupt at fixed period. The time-out frequency of TB is determined by dividing slow clock with a factor selected in OP2[3..0]. TBE (Time Base Enable) bit controls enable or disable of the circuit.

OP2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Field	IDLE	PNWK	TCWK	TBE	TBS[30]			
Mode	R/W	R	R	R/W	R/W	R/W	R/W	R/W
Reset	0	-	-	0	-	-	-	-

TBE Function					
0	Disable Time Base				
1	Enable Time Base				

For example, if the slow clock is 32768 Hz, then the interrupt frequency is as shown in following table.

TBS[30]	Interrupt Frequency
0000	16.384 KHz
0001	8.192 KHz
0010	4.096 KHz
0011	2.048 KHz
0100	1.024 KHz
0101	512 Hz
0110	256 Hz
0111	128 Hz
1000	64 Hz
1001	32 Hz
1010	16 Hz
1011	8 Hz
1100	4 Hz
1101	2 Hz
1110	1 Hz
1111	0.5 Hz





## 17. Watch Dog Timer

Watch Dog Timer (WDT) is designed to reset system automatically and prevents system dead lock caused by abnormal hardware activities or program execution. The WDT needs to be enabled in Mask Option.

MO_WDTE	Function
0	WDT disable
1	WDT enable

Using the WDT function, the "CLRWDT" instruction needs to be executed in every possible program path when the program runs normally in order to clears the WDT counter before it overflows, so that the program can operate normally. When abnormal conditions happen to cause the MCU to divert from normal path, the WDT counter will not be cleared and reset signal will be generated to reset the system.

The WDT clock source is the same as TC1 (Timer1 clock), and the WDT reset signal is generated when the counter had counted 32768 clock. The WDT can function in Normal, Slow and Idle Mode. However, WDT will not function during Sleep Mode (as the TC1 clock has stopped.)

## 18. Voice Output

There are 7 or 8 bits DAC/PWM voice output available for user. The 7 bits DAC/PWM output format and configuration are the same as the previous IC of HE80000 series. The 8 bits DAC/PWM format and configuration are new designed and controlled by the VOC and PWMC registers. The selection of 7/8 bits DAC/PWM output is by mask option **MO\_8BVOC.** 

MO_8BVOC	Function
0	7-bit DAC/PWM output
1	8-bit DAC/PWM output

#### 8-Bit DAC/PWM Output:


The Digital-to-Analog converter converts the 8-bit unsigned speech data which is written into PWMC data register to proportional current output.

PWMC	address	Reset	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Field	0x0E		DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0





There are two output paths for the DAC. Either VO or DAO can be selected as output port of DAC by VOC register when it is enabled. The VO output is primarily intended for speech generation, although it is not necessary so, while the DAO output path can be used in conjunction with built-in OP comparator to function as an Analog-to-Digital Converter as required in applications such as speech recording, speech recognition or sensor interfaces.



The DAC is enabled by DAC bit of VOC register. When DAC is enabled, the DAC output path can be selected to output to DAO or VO pin by OP bit of VOC register.


VOC	address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Field	0x13	-	PWM O/P driver			PWME	PWM	DAC	OP
Reset			0	0	0	0	0	0	0

Bit	Bit Name Value Function description					
VOC[3]	PWME	1	PWM Output Driver Enable			
VOC[3]	L M ME	0	PWM Output Driver Disable			
VOC[2] PWM		1	PWM Module Enable			
VOC[2]	PWW	0	PWM Module Disable			
VOC[1]	DAC	1	Digital-to-Analog Converter Enable			
VOC[1]	DAC	0	Digital-to-Analog Converter Disable			
VOCIOI	OP	1	DAC output to DAO pin			
VOC[0]	OP	0		DAC output to VO pin		

The pulse-width modulator (PWM) converts 8-bit unsigned speech data which is written into PWMC data register to proportional duty cycle of PWM output. PWM module shares the same digital input register PWMC with Digit-to-Analog Converter. So PWM and DA output can exist at the same time. When PWM circuit is enabled, it generates signal with duty ratio in proportion to the value of PWMC register.







PWMC	address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Field	0x0E	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0

#### **VOC**

VOC	address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Field	0x13	-	PW	/M O/P dri	ver	PWME	PWM	DAC	OP
Reset			0	0	0	0	0	0	0

The PWM bit of VOC controls the enable/disable of the PWM circuit and output driver. When PWM bit of VOC is '0', PWME bit and output drivers are both cleared. To use PWM as voice output, PWM bit has to be set to '1' first, then set PWME bit and enable output driver by setting the driver number. If PWM bit is disabled and enabled again, the setting for driver and PWME bit will be clear.

The Fast Clock is gated through PWME bit of VOC register to provide the clock source of PWM circuit when it is enabled. As PWM needs higher frequency to operate, it cannot generate correct PWM signal in Slow clock only mode.

When the program enters into sleep mode or idle mode, it will automatically turn off all voice outputs by clearing VOC[6:0] to "0000000". To activate voice output again when returning to normal mode, the VOC register needs to be set again.

The PWM output volume can be adjusted by command register VOC[6..4]. The bit 6 and 5 control 2 time driver, while bit 4 controls 1 time driver, thus it has 5 levels of driver output. By turning on/off the internal drivers, the sound level of PWM output can be turned up and down. Please note that this adjustment apply only to PWM, but not DA output.





PWM output driver selection

VOC[64]	Number of Driver
000	off
001	1
010	2
011	3
100	2
101	3
110	4
111	5


#### 7-Bit DAC/PWM Output:

The 7-bit DAC/PWM voice generator is another scenario and the definitions of PWMC and VOC registers are different from the 8-bit DAC/PWM format. These register are described as following.

The 7-bit voice output is controlled by PWMC and VOC register, and the PWMC is a command/data register which is determined by PWMC[7] bit.

PWMC register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
DA & PWM Data	0	DA and PWM output value							
Control	1	PW	/M O/P dri	ver		Reserved		PWME	


When users write data into the PWMC register, the PWMC[7] bit will determines the data written into PWM command register or 7-bit data register and the data register is also sent to the DA converter shown as the below diagram. The definitions of "PWME" bit and "PWM O/P driver" bits are the same as VOC register definition of 8-bit output mode.








The fast clock is used to provide as PWM driver time base, and user shall set the PWMC[7]='1' and VOC[2]='1' to enable the PWM output. When the system enters into sleep or idle mode, it will automatically turn off the voice device by clearing VOC[2:0] to "000". In order to activate voice output again when the system returns and enter into normal mode, the related bits of VOC register need to be set again.



When the DAC is used as sound generator, the bias & filter circuit is used for bias voltage setting and waveform filter regulation and the DAC is output to the VO (Voice Output) pin and please see application notes for detailed calculation example and application. The driving capability of DAC is shown below.

	Condition	Min.	Тур.	Max.	Unit
VO/DAO	V <sub>DD</sub> =3V;VO=0~2V;Data=7Fh	2.5	3		mA



The **VOC** is a three bit voice control register in the 7-bit mode.

VOC	address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Field	0x13	-	-	-	-	-	PWM	DAC	OP
Reset	-	-	-	-	-	-	0	0	0

PWM: '1' PWM output enabled; '0' PWM output disabled.

DAC: '1' DAC enabled; '0' DAC disabled.

OP: '1' DAC uses DAO pin as output pin; '0' DAC uses VO pin as output pin.





## 19. Low Voltage Detection/Reset

The low voltage detection is used to detect low battery or low power condition. There are 4 options on the detection level selectable by mask option MO\_DLVL. The low voltage detection circuit can be turned off by clearing LVDE bit, and the status of supply power can be read out at bit LVDO of LVDC register (extension register 0x17h).

MO_DLVL	<b>Detection voltage</b>
00	2.4 volts
01	2.6 volts
10	2.8 volts
11	3.0 volts

LVDC	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Field	LVDO	ı	ı	ı	ı	ı	ı	LVDE
Mode	R	ı	ı	ı	ı	ı	ı	W
Reset	1	ı	ı	ı	ı	ı	ı	0


LVDO: '0'  $\rightarrow$  Battery level low; '1'  $\rightarrow$  Battery level high

LVDE: '0'  $\rightarrow$  Disable voltage Detection; '1'  $\rightarrow$  Enable voltage Detection

Low voltage reset circuit prevents the CPU from operating below its physical limit. When the supply voltage drops below  $V_{DET}$  (2.2Volt), the CPU will be held in reset state until the supply voltage rises to  $V_{RLS}$ . Then CPU will be released from reset state.  $V_{RLS}$  will be higher than  $V_{DET}$  by 5% to provide hysteresis and prevent CPU from bouncing back and forth between reset and operating state. The low voltage reset function can be enabled or disabled by mask option MO\_LVRE.

MO_LVRE	Function
0	Disable LVR
1	Enable LVR

The voltage detection circuit is temperature compensated to prevent the detection voltage from drifting with temperature variation.






### 20. Infrared output

To achieve an IR output with programmable frequency and duty cycle, two 7-bit registers are employed here. The IRH register represents the period (on FCK clock number) of output high, while IRL register represents the period of output low. With this mechanism, the output IR frequency is equal to FCK/(IRH+IRL), and the high duty cycle ratio is equal to IRH/(IRH+IRL). To make the IRO as output pin alone, either IRH or IRL can be set as 0. When IRH is 0, the IRO output is a DC low. On the contrary, if IRL is 0, the output is a DC high. Special care in hardware implementation is also taken according to the MO\_IRO (mask option to determine the default state of the IRO) to avoid glitch when PWM output is disabled.

IRO



To avoid unexpected IR output, users should firstly load the content of IRH and IRL before turn on IR by set IROE bits to '1'.

The access of all the registers of IR is through the extension register. They are list as below:

#### **Extension register**

Address	Name	Bit7	Bit6						Mode	Reset value	
0x15h	IRL*	IROE		IR PWM LOW DURATION						R/W	0xxx xxxx
0x16h	IRH	-		IR PWM HIGH DURATION						W	-XXX XXXX

\* IRL[7] is read/write, and IRL[6..0] is write only.

IROE: '0'  $\rightarrow$  IR is disabled (default); '1'  $\rightarrow$  IR is enabled.





## 21. Universal Asynchronous Receiver/Transmitter


The UART (Universal Asynchronous Receiver/Transmitter) interface provides serial communication capabilities with other devices such as PC. Features include:

- ✓ Full duplex Asynchronous communication
- ✓ Programmable transmission rate with internal band rate generator with selectable bit rates
- ✓ Double buffered Transmitter and Receiver.
- ✓ Programmable Data length (from 5 to 8 bits)
- ✓ Programmable stop bits (1, 1.5 or 2-stop bit) generation and detection
- ✓ Programmable parity type (odd, even or no parity)
- ✓ Error (parity, overrun and framing errors) detection
- ✓ Fully prioritized interrupt system control
- ✓ Line break generation and detection.

Example – 8-bit UART Frame Format: (1 Start Bit, 8 Data Bits, 1 Parity Bit, 1 Stop Bit)







# 21.1. Interface Registers

Addressable extension register used to interface with MCU

Address	Name		Function								RESET
H00	RBR		UART RECEIVER BUFFER								0000 0000
01H	THR		UART TRANSMITTER HOLDING REGISTER							R/W	0000 0000
02H	IEIR	0	RLSI	THRI	RBRI	0	ID2	ID1	ID0	R/W	0000 0000
03H	LCR	BRGE	SB	SP	EPS	PEN	STB	WLS1	WLS0	R/W	0000 0000
04H	BRL			UART	LSB of B	aud Rate R	egister			R/W	0000 0000
05H	BRH		UART MSB of Baud Rate Register							R/W	0000 0000
06H	LSR	0	TEMT	THRE	BI	FE	PE	OE	DR	R	0110 0000

IEIR: Interrupt enable/disable identification register.

LCR: Line control register.

LSR: Line status register.





## 21.2.Baud Rate Configuration Register

The BRH and BRL registers hold the upper and lower bytes of 16 bit baud rate divisor and which are readable/writable. The baud rate of UART is calculated as following:

$$BAUD\_RATE\_DIVISOR = \frac{FCK}{16*BAUD\_RATE}$$
, (FCK: fast clock of system)

The contents of BRH and BRL are calculated by the following two formulas:

$$BRL = BAUD\_RATE\_DIVISOR \% 256$$
  
 $BRH = (BAUD\_RATE\_DIVISOR - BRL) / 256$ 

The "%" symbol is the modulus operation (reminder of division). For example, if the FCK is 1.8432M Hz and the desired baud rate is 2400 baud, then

$$BAUD_RATE_DIVISOR = \frac{1843200}{16*2400} = 48$$

The BRL register shall be set to 0x30 and BRH set to 0x00. The setting of baud\_rate\_divisor is not updated until the BRH register is written. Thus user is strongly recommended to write BRL first, then BRH

In order to obtain good communication quality, the same time base shall be used in the both sides of transmitting and receiving. The following table shows the most common baud rate setting used in the PC UART communication.

**BRL and BRH: Baud Rate Control Registers** 

FCK(Hz)	<b>Baud Rate (bps)</b>	Divisor	BRL	BRH
1.8432M	50	2304	0x00	0x09
1.8432M	300	384	0x80	0x01
1.8432M	1200	96	0x60	0x00
1.8432M	2400	48	0x30	0x00
1.8432M	4800	24	0x18	0x00
1.8432M	9600	12	0x0C	0x00
1.8432M	19200	6	0x06	0x00
1.8432M	38400	3	0x03	0x00
1.8432M	57600	2	0x02	0x00
1.8432M	115200	1	0x01	0x00





## 21.3.Interrupt & Identification Register

This high nibble of IEIR register allows to enable/disable interrupt generation by the UART, the low nibble ID[2..0] of IEIR register is used to identify the source of interrupts.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Value	
0x02h	IEIR	0	RLSI	THRI	RBRI	0	ID2	ID1	ID0	"0000_0000"	
		-	R/W	R/W	R/W	-	R	R	R		

RBRI: Receiver Buffer Register Interrupt (1 = Enable, 0 = Disable), related to ID[1] bit. THRI: Transmitter Hold Register Interrupt (1 = Enable, 0 = Disable), related to ID[0] bit.

RLSI: Receiver Line Status Interrupt (1 = Enable, 0 = Disable), related to ID[0] bit.

The following table shows the related interrupt sources, user can read the ID[2:0] to retrieve what is the current highest priority of pending interrupts. The ID[2:0] bits will be cleared when user read the related registers. For example, when an interrupt happened and the content of ID[2:0] is "101", this means that LRS error and THR empty happen; user can read the LSR register to clear the ID[2] bit and ID[0] bit can also be cleared by reading the IEIR or writing data into THR register.

Level	<b>IEIR Bit [2:0]</b>	Source of Interrupt	Interrupt Reset Control
None	0 0 0	None	None
Highest	100	LSR error flags (OE/PE/FE/BI)	Reading LSR register to clear ID[2]
Second	010	LSR receiver data ready flag (DR)	Reading RBR register to clear ID[1]
Third	0 0 1	II SE TIRE LINE EMPTO ( LINE E )	Reading IEIR register or Writing THR register to clear ID[0]





## 21.4.Line Control Register

The line control register allows user to configure the asynchronous data transfer format and set the UART function. Reading from the register is allowed to check the current settings of the communication.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BRGE	SB	SP	EPS	PEN	STB	WLS1	WLS0

Name	Description						
WLS[10]	Word Length Select "00": word length = 5 "01": word length = 6 "10": word length = 7 "11": word length = 8						
STB Stop Bit Length  '0': Stop bit length = 1  '1': Stop bit length = 1.5 when WLS[10]="00", else Stop bit length = 2							
[SP, EPS, PEN]	Parity Selection  "xx0": No Parity  "001": odd Parity  "011": even Parity  "101": Stick Parity 1  "111": Stick parity 0						
SB	Set Break When enable the break control bit causes a break condition to be transmitted (SOUT is forced to a logic 0 state). This condition exists until disabled by resetting this bit to logic 0. '0': disable break; '1': enable break						
BRGE	Baud Rate Generator '0': disable baud rate clock generator '1': enable baud rate clock generator						





## 21.5.Line Status Register

I	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	0	TEMT	THRE	BI	FE	PE	OE	DR

Name	Description
DR	Receiver Data Ready DR indicates status of RBR. It will be set to logic 1 when RBR data is valid and will be reset to logic 0 when RBR is empty. When line errors (OE/PE/FE/BI) happen, DR will also be set to logic 1 and RBR will be updated to reflect the Data bits portion of the frame.
OE	Overrun Error This bit will be set when the next character is transferred into RBR before the previous RBR data is read by the CPU. Even though DR will still be 1 when OE is set to logic 1, the previous frame data stored in RBR which is not read by the CPU is trashed and can't be recovered.
PE	Parity Error This bit will be set to logic 1 only when the Parity is enabled and the Parity bit is not at the logic state it should be. For Even Parity, the Parity bit should be 1 if an odd number of 1s in the Data bits is received; otherwise, the Parity bit should be 0. For Odd Parity, the Parity bit should be 1 if an even number of 1s in the Data bits is received; otherwise, the Parity bit should be 0. For Stick Parity '1', the Parity bit should be 1. For Stick Parity '0', the Parity bit should be 0.
FE	Framing Error FE will be reset to logic 0 whenever SIN is sampled high at the center of the first Stop bit, regardless of how many Stop bits the UART is configured to.
BI	Break Interrupt BI will be set to logic 1 whenever SIN is low for longer than the whole frame (the time of Start bit + Data bits + Parity bit + Stop bits), not at the SIN rising edge where Break is negated. If SIN is still low after BI is reset to logic 0 by reading LSR, BI will not be set to logic 1 again. Since Break is also a Framing error, FE will also be set to 1 when BI is set.
THRE	THR Empty THRE will be set to logic 1 whenever THR is empty which indicates that the transmitter is ready to accept new data to transmit.
ТЕМТ	Both THR and TSR are Empty This bit will be set to logic 1 when THRE is set to 1 and the last Data bit in the TSR is shifted out through SOUT.

<sup>\*</sup> The four error flags (OE, PE, FE and BI) of LSR will be reset to logic 0 after a LSR read. Since the SIN and SOUT of UART pins are shared with PRTD[1..0], users can use the mask option to enable the UART function and select PRTD[1..0] function.

MO UART	0	PRTD[1:0] = I/O Pin				
WO_UAKI	1	PRTD[1:0] = UART Pin				





## 22. Extension Register Access

The extension registers can be accessed through the extension port control registers EXTAS and EXTDA. User can read/write the extension register easily and the control timing is generated by hardware automatically. The following code shows how to access the extension registers.

#### **Read Extension Register:**

LDA #0x00h; load #0x00h data to A Register

STA EXTAS ; store A register data to the extension port address register.

LDA EXTDA ; store the extension register (0x00h) data to A Register.

#### **Write Extension Register:**

LDA #0x03h; load #0x03h data to A Register

STA EXTAS ; store A register data to the extension port address register.

LDA #0x18h; load #0x18h data to A Register

STA EXTDA; store A register data to the extension port data register.





## 23. Summary of Registers and Mask Options

All the registers and mask options used in this chip are listed in the following tables.

Address	NAME	id illusir c	perons ac	oca iii tiiii		eld	the folio	ving table		Mode	RESET
00H	TPL					ter low byte	<u> </u>			R/W	XXXX XXXX
01H	TPH					er high byte				R/W	XXXX XXXX
02H	IER		_	INT EX	TB	INT1	T1	T2	INT2	R/W	00 0000
03H	T1L			1111_121		low byte	11	12	11112	W	XXXX XXXX
04H	T1H					high byte				W	XXXX XXXX
05H	T2L					low byte				W	XXXX XXXX
06H	T2H					high byte				W	XXXX XXXX
07H	SP					pointer				R/W	1111 1111
08H	DP		data RAM pointer								XXXX XXXX
09H	OP1	DRDY	STOP	SLOW	INTE	T2E	T1E	Z	С	R/W R/W	1000 00xx
0AH	OP2	IDLE	PNWK	TCWK	TBE	120	TBS			R/W	0xx
0BH	PP	IDEE	RAM page pointer								0000 0000
0CH	PRTC					ort C				R/W R/W	1111 1111
0DH	PRTD					ort D				R/W	1111 1111
0EH	PWMC*					1 data				W	0000 0000
0FH	LCDC	-	07.0.00							W	xx1x xx10
10H	PRT10		I/O port 10							R/W	1111 1111
11H	PRT11		Reserved								XXXX XXXX
12H	DTMF		Reserved							R/W R/W	XXXX XXXX
13H	VOC*	_	DVD ( 0 D 1 )							W	x000 0000
14H	PRT14	Reserved								R/W	xxxx xxxx
15H	PRT15		I/O port 15								11
16H	TPP			F		page pointe	er			R/W	0000 0000
17H	PRT17					ort 17				R/W	1111 1111
18~1FH					Rese	erved				R/W	xxxx xxxx
20H	EXTAS			Exte	ension port	address reg	gister			R/W	XXXX XXXX
21H	EXTDA			Ex	tension por	rt data regis	ster			R/W	XXXX XXXX
22~2AH					Rese	erved				R/W	XXXX XXXX
2BH	<b>GRAY16</b>			32 to 4	Gray Lev	el Palette R	egister			W	
	GRAY0			Gra	y level 0 m	napping reg	ister			W	xxx0 0000
	GRAY1					napping reg				W	xxx0 0010
	GRAY2			Gra	y level 2 m	napping reg	ister			W	xxx0 0100
	GRAY3					napping reg				W	xxx0 0110
2CH	PSA1					ing register				R/W	0000 0001
2DH	PSA2					ing register				R/W	0000 0010
2EH	PSA3		Physic	al page ado		ing register	for logical	page 3		R/W	0000 0011
2FH		Reserved								R/W	XXXX XXXX
30H	AC					address cou		r	r	R/W	
	ACL	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0	R/W	0000 0000
	ACH	AC15	AC14	AC13	AC12	AC11	AC10	AC9	AC8	R/W	0000 0000
	ACP	AC23	AC22	AC21	AC20	AC19	AC18	AC17	AC16	R/W	0000 0000
31H	EXMD		·	I	Download b	ous data poi		t	<del> </del>	R/W	XXXX XXXX
32H	EXMC	-	-	-	-	-	WR	RD	DNLD	R/W	xxxx x011

<sup>\*</sup> The definitions of PWMC and VOC are different for 7-bit and 8-bit voice output. Please refer to voice output section for the detailed description.





### **Extension registers:**

Address	Name		Function								RESET
00H	RBR		UART RECEIVER BUFFER								0000 0000
01H	THR		UART TRANSMITTER HOLDING REGISTER							R/W	0000 0000
02H	IEIR	0	0 RLSI THRI RBRI 0 ID2 ID1 ID0						R/W	0000 0000	
03H	LCR	BRGE	RGE SB SP EPS PEN STB WLS1 WLS0						R/W	0000 0000	
04H	BRL		UART LSB of Baud Rate Register							R/W	0000 0000
05H	BRH			UART	MSB of B	aud Rate R	egister			R/W	0000 0000
06H	LSR	0	TEMT	THRE	BI	FE	PE	OE	DR	R	0110 0000
15H	IRL	IROE	OE IR PWM LOW DURATION							R/W	0xxx xxxx
16H	IRH	_	- IR PWM HIGH DURATION						•	W	-xxx xxxx
17H	LVDC	LVDO	-	-	-	-	-	-	LVDE	R/W	x0

## **Mask Options:**

NAME	VALUE	NOTE
MO_LVRE	0	Low voltage reset disable
MO_L V KE	1	Low voltage reset enable
MO_FXTAL	0	R/C oscillator For fast clock
MO_FXTAL	1	Crystal oscillator For fast clock
MO_SXTAL	0	R/C oscillator For 32k clock
MO_SATAL	1	Crystal oscillator For 32k clock
	00	slow clock only
MO_FCK/SCKN	01	illegal
WO_FCR/SCRN	10	dual clock
	11	fast clock only
MO_WDTE	0	WDT disable
WO_WDIE	1	WDT enable
MO CDD[7.0]	0	open-drain output
MO_CPP[7:0]	1	push-pull output
MO_DPP[7:0]	0	open-drain output
MO_DFF[/:0]	1	push-pull output
MO_10PP[7:0]	0	open-drain output
WIO_10FF[7:0]	1	push-pull output
MO_15PP[1:0]	0	open-drain output
WIO_1311[1.0]	1	push-pull output
MO_17PP[7:0]	0	open-drain output
WIO_1/11[/.0]	1	push-pull output
MO_LIO15[1:0]	0	IO pin
WO_LIO13[1.0]	1	LCD pin
MO_LIO17[7:0]	0	IO pin
WO_LIO17[7:0]	1	LCD pin
	00	32x96
MO_COM[1:0]	01	48x80
MO_COM[1:0]	10	64x64
	11	80x48
	000	1/7 bias
	001	1/7.5 bias
	010	1/8 bias
MO_LBSR[2:0]	011	1/8.5 bias
MO_LBSK[2.0]	100	1/9 bias
	101	1/9.5 bias
	110	1/10 bias
	111	1/5 bias
MO_RCAP[2:0]	000	Ring-osc internal cap. Select C=2P
	001	Ring-osc internal cap. Select C=4P





NAME	VALUE	NOTE		
	010	Ring-osc internal cap. Select C=7P		
	011	Ring-osc internal cap. Select C=14P		
	100	Ring-osc internal cap. Select C=20P		
	101	Ring-osc internal cap. Select C=40P		
	110	Ring-osc internal cap. Select C=50P		
	111	Ring-osc internal cap. Select C=60P		
MO 8BVOC	0	7-bit DAC/PWM output		
WO_8BVOC	1	8-bit DAC/PWM output		
	00	Not allowed		
MO_GRAY_MODE[1:0]	01	4 Gray Level		
MO_GRA1_MODE[1:0]	10	2 Level(B/W)		
	11	2 Level(B/W)		
MO EXMEM	0	internal MEMORY		
MO_EANIEM	1	external MEMORY		
	00	LVD level voltage detect is 2.4V		
MO_DLVL[1:0]	01	LVD level voltage detect is 2.6V		
	10	LVD level voltage detect is 2.8V		
	11	LVD level voltage detect is 3.0V		
MO IRO	0	Default State of the IRO is '0'		
WO_IKO	1	Default State of the IRO is '1'		
	00	ROM map option 0		
MO_PMODE[1:0]	01	ROM map option 1		
	10	ROM map option 2		
	11	ROM map option 3		
MO UART	0	PRTD[1:0] = I/O Pin		
WO_UART	1	PRTD[1:0] = UART Pin		
MO PSMODE[1:0]	00	Internal Mode		
	01	Internal CP+External R String and Opamps		
	10	External CP+Internal R String and Opamps		
	11	External CP+External R String and Opamps		



# 24. Absolute Maximum Rating

Item	Symbol	Rating	Condition
Supply Voltage	$V_{ m DD}$	$-0.5V \sim 4.0V$	
Input Voltage	$V_{IN}$	$-0.5V \sim V_{DD} + 0.5V$	
Output Voltage	$V_{O}$	$-0.5V \sim V_{DD} + 0.5V$	
Operating Temperature	$T_{OP}$	$0^{\circ}\text{C} \sim 70^{\circ}\text{C}$	
Storage Temperature	$T_{ST}$	$-50^{\circ}\text{C} \sim 100^{\circ}\text{C}$	

# 25. Recommended Operating Conditions

Item	Symbol	Rating	Condition
Supply Voltage	$V_{ m DD}$	$2.4V \sim 3.6V$	
Y XX 1:	$V_{ m IH}$	$0.9~V_{DD} \sim V_{DD}$	
Input Voltage	$V_{ m IL}$	$0.0V\sim0.1V_{DD}$	
	-	8M Hz	$V_{DD} = 3.0 V$
Operating Frequency	$F_{MAX}$ .	6M Hz	$V_{DD} = 2.4V$
Operating Temperature	$T_{OP}$	$0^{\circ}\text{C} \sim 70^{\circ}\text{C}$	
Storage Temperature	$T_{ST}$	$-50^{\circ}\text{C} \sim 100^{\circ}\text{C}$	





## 26. AC/DC Characteristics

Testing Condition: TEMP=25°C, VDD=3V±10%

Parameters	Symbol	Min.	Тур.	Max.	Unit	Condition
Power consumption	•					
NORMAL Mode Current	I <sub>FAST</sub>		1	1.5	mA	2M external R/C fast clock
SLOW Mode Current	$I_{SLOW}$		15	25	μΑ	32768 Hz slow clock with LCD disabled
IDLE Mode Current	I <sub>IDLE</sub>		10	20	μΑ	32768 Hz slow clock with LCD disabled
Sleep Mode Current	I <sub>SLEEP</sub>			1	μΑ	
Additional Current	$I_{LCD}$		200	220		LVP=3xLVREG
if LCD ON			250	275	μΑ	LVP=4xLVREG
			300	330	μπ	LVP=5xLVREG
I/O specification		1				·
Input High Voltage	$V_{IH}$	0.8			$V_{ m DD}$	Input Pins
Input Low Voltage	$V_{\rm IL}$			0.2	$V_{ m DD}$	Input Pins
Input Hysteresis Width	$V_{ m HYS}$		1/3		$V_{DD}$	I/O, RSTP_N Threshold = 2/3 VDD (Input from low to high), Threshold = 1/3 VDD (Input from high to low)
Output Source Current	$I_{OH}$	50			μΑ	Output drive high*1, V <sub>OH</sub> =2.0V
Output Sink Current	$I_{OL1}$	1.0			mA	Output drive low, V <sub>OL</sub> =0.4V
Input Low Current	$I_{IL1}$		20		μΑ	RSTP_N, $V_{IL}$ = GND, Pull high Internally
Input Low Current	I <sub>IL2</sub>		100		μА	I/O, V <sub>IL</sub> =GND, if pull high Internally by user
PWM and DAC						
PWM Output		10	14		mA	PWM *2 With 32Ω Loading
Current	$I_{PWM}$	6	8		mA	With 64Ω Loading
Current		4	5		mA	With 100Ω Loading
DAC Output Current	$I_{\rm oVO}$	2.5	3		mA	VO, DAO@ V <sub>DD</sub> =3V,VO=0~2V, Data =FF
Low voltage Reset	Low voltage Reset					
LVR detection voltage	$V_{ m DET}$		2.2		Volts	
LVR release voltage	V <sub>RLS</sub>		2.31		Volts	


#### Notes:

- 1. The "Output Source Current" specification is applicable only to the Push-Pull I/O type.
- 2. This Specification indicates only one PWM driving capability, and there are totally five built-in drivers, user can multiply the actual number of driver to get the total amount of current. ( $I_{PWM} \times N$ ; N=0, 1, 2, 3, 4, 5)






## 27. Application Circuit







Note: Options for LCD, Osc. and external memory







## 28. Important Note

- 1. Please note the ICE is a superset of HE80000 series IC. Each member of the family only has parts of all resources. Do not use any hardware resource that your target chip doesn't have, for example, RAM and register. KBIDS and compiler can't prevent user from using some hardware resources that don't exist in your target chip.
- 2. To access "Data ROM", users must update TPP first, TPH, and then TPL. Only follow this order, the pre-charge circuit of ROM will work correctly. The 5μs waiting is also necessary before LDV instruction is executed since Data ROM is a low speed ROM. User can't emulate this accessing process in ICE, so 5μs delay should be added by firmware.
- 3. LCD driving circuit must be turned off before the system goes into sleep mode.
- 4. Please bond the TSTP\_P, RSTP\_N and PRTD [7:0] with test points on PCB (can be soldered and probed) as you can, then some testing can be performed on PCB when it's necessary. The TSTP\_P is suggested to connect to ground by a 0 ohm resistor.
- 5. The LVP must be lower than 8.5 volts; otherwise permanent damages to the IC might be incurred.
- 6. The LCD voltage adjustment mechanism shall be reserved for LV5 voltage fine-tunes; since it's possible there is some variation in LV5 voltage due to IC manufacture process variation. User can use variable-resistor to adjust the LV5 voltage or use some tools to detect the LV5 and then select a proper resistor. Please refer to application note AN025 for the detailed description.

## 29. Updated History

Version	Date	Update History
V1.0	2005/6/29	New Create.