


CCD area image sensor S7986-01, S7987-01

Back-thinned FT-CCD for low-light-level NTSC B/W TV application



S7986-01 and S7987-01 are a family of FT-CCD area image sensors specifically designed for high speed operation. A high frame rate is attained by employing a wide band width on-chip amplifier. In area scan operation, S7986-01 and S7987-01 can be used as a high frame rate camera, and 2/3-inch NTSC B/W TV correspondence. S7986-01 and S7987-01 also feature low dark signal (MPP mode operation). S7986-01 and S7987-01 have an effective pixel size of $14 \times 14 \mu\text{m}$ and is available in image areas of $9.212 \text{ (H)} \times 6.860 \text{ (V)} \text{ mm}$.

One-stage peltier cooler is built into the package for thermoelectric cooling (S7987-01). At room temperature operation, the device can be cooled down to $-10 \text{ }^\circ\text{C}$ (Typ.) without using any other cooling technique. In addition, since both the CCD chip and the peltier cooler are hermetically sealed, no dry air is required, thus allowing easy handling.

Features

- High-speed on-chip amplifier
(14 MHz, 2/3-inch NTSC B/W TV correspondence)
- Greater than 90 % quantum efficiency
- Wide spectrum range
- Built-in TE-cooler
- MPP operation
- Non-cooled types: S7986-01
One-stage TE-cooled types: S7987-01
(Two-stage TE-cooled types are optional)

Applications

- High-speed UV imaging
- Semiconductor inspection
- Microscope

■ Selection and order guide

Type No.	Cooling	Number of total pixels	Number of active pixels	Active area [mm (H) × mm (V)]
S7986-01	Non-cooled	680 × 500	658 × 490	9.212 × 6.860
S7987-01	One-stage TE-cooled			

■ General ratings

Parameter	Specification
CCD structure	Frame transfer (2/3-inch NTSC B/W TV correspondence)
Fill factor	100 %
Number of active pixels	658 (H) × 490 (V)
Pixel size	14 (H) × 14 (V) μm
Active area	9.212 (H) × 6.860 (V) mm
Vertical clock phase	2 phase
Horizontal clock phase	2 phase
Output circuit	Two-stage MOSFET source follower
Package	24 pin ceramic package
Window	Sapphire glass Temporary window are available upon request

■ Absolute maximum ratings (Ta=25 °C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Operating temperature	Topr	-50	-	+30	°C
Storage temperature	Tstg	-50	-	+70	°C
OD voltage	VOD	-0.5	-	+25	V
RD voltage	VRD	-0.5	-	+18	V
ISV voltage	VISV	-0.5	-	+18	V
ISH voltage	VISH	-0.5	-	+18	V
IGV voltage	VIG1V, VIG2V	-10	-	+15	V
IGH voltage	VIG1H, VIG2H	-10	-	+15	V
SG voltage	VSG	-10	-	+15	V
OG voltage	VOG	-10	-	+15	V
RG voltage	VRG	-10	-	+15	V
TG voltage	VTG	-10	-	+15	V
Vertical clock voltage (image area)	VP1VI, VP2VI	-10	-	+15	V
Vertical clock voltage (storage area)	VP1VS, VP2VS	-10	-	+15	V
Horizontal clock voltage	VP1H, VP2H	-10	-	+15	V

■ Operating conditions (MPP mode, Ta=25 °C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	
Output transistor drain voltage	VOD	12	15	18	V	
Reset drain voltage	VRD	11.5	12	12.5	V	
Output gate voltage	VOG	1	3	5	V	
Substrate voltage	VSS	-	0	-	V	
Test point (vertical input source)	VISV	-	VRD	-	V	
Test point (horizontal input source)	VISH	-	VRD	-	V	
Test point (vertical input gate)	VIG1V, VIG2V	-8	0	-	V	
Test point (horizontal input gate)	VIG1H, VIG2H	-8	0	-	V	
Vertical shift register clock voltage (Image area)	High	VP1VIH, VP2VIH	4	6	8	V
	Low	VP1VIL, VP2VIL	-9	-8	-7	
Vertical shift register clock voltage (Storage area)	High	VP1VSH, VP2VSH	4	6	8	V
	Low	VP1VSL, VP2VSL	-9	-8	-7	
Horizontal shift register clock voltage	High	VP1HH, VP2HH	4	6	8	V
	Low	VP1HL, VP2HL	-9	-8	-7	
Summing gate voltage	High	VSGH	4	6	8	V
	Low	VSSL	-9	-8	-7	
Reset gate voltage	High	VRGH	4	6	8	V
	Low	VRGL	-9	-8	-7	
Transfer gate voltage	High	VTGH	4	6	8	V
	Low	VTGL	-9	-8	-7	

■ Electrical characteristics (Ta=25 °C)

Parameter	Symbol	Remark	Min.	Typ.	Max.	Unit
Signal output frequency	fc	-	-	1	14	MHz
Reset clock frequency	frg	-	-	1	14	MHz
Vertical shift register capacitance (Image area)	CP1VI CP2VI	-	-	3,000 (TBD)	-	pF
Vertical shift register capacitance (Storage area)	CP1VS CP2VS	-	-	3,000 (TBD)	-	pF
Horizontal shift register capacitance	CP1H, CP2H	-	-	100 (TBD)	-	pF
Summing gate capacitance	CSG	-	-	7	-	pF
Reset gate capacitance	CRG	-	-	7	-	pF
Transfer gate capacitance	CTG	-	-	50 (TBD)	-	pF
Transfer efficiency	CTE	*1	0.99995	0.99999	-	-
DC output level	Vout	*2	-	8 (TBD)	-	V
Output impedance	Zo	*2	-	500 (TBD)	-	Ω
Power dissipation	P	*2, *3	-	60 (TBD)	-	mW

*1: Charge transfer efficiency per pixel, measured at half of the full well capacity.

*2: VOD=15 V, Load resistance=2.2 kΩ

*3: Power dissipation of the on-chip amplifier.

■ Electrical and optical characteristics (Ta=25 °C, unless otherwise noted)

Parameter	Symbol	Remark	Min.	Typ.	Max.	Unit	
Saturation output voltage	Vsat	-	-	Fw × Sv	-	V	
Full well capacity	Vertical	Fw	-	30	65	-	ke ⁻
	Horizontal			60	130		
CCD node sensitivity	Sv	*4	1.5	2.0	-	μV/e ⁻	
Dark current (MPP mode)	25 °C	DS	*5	-	2,000	6,000	e ⁻ /pixel/s
	0 °C			-	100	300	
Readout noise	Nr	*6	-	150	300	e ⁻ rms	
Dynamic range (area scanning)	DR	*7	100	430	-	-	
Spectral response range	λ	-	-	200 to 1,100	-	nm	
Photo response non-uniformity	PRNU	*8	-	-	+/-10	%	

*4: VOD=15 V, Load resistance=2.2 kΩ

*5: Dark current doubles for every 5 to 7 °C.

*6: -40 °C, operating frequency is 12 MHz.

*7: DR = Fw / Nr

*8: Measured at half of the full well capacity.

PRNU (%) = noise / signal × 100

Noise: fixed pattern noise (peak to peak)


■ Pin connections

Pin No.	S7986-01		S7987-01		Remark
	Symbol	Description	Symbol	Description	
1	RD	Reset drain	RD	Reset drain	
2	OS	Output transistor source	OS	Output transistor source	
3	OD	Output transistor drain	OD	Output transistor drain	
4	OG	Output gate	OG	Output gate	
5	SG	Summing gate	SG	Summing gate	Same timing as P2H
6	NC		NC		
7	NC		NC		
8	P2H	CCD horizontal register clock-2	P2H	CCD horizontal register clock-2	
9	P1H	CCD horizontal register clock-1	P1H	CCD horizontal register clock-1	
10	IG2H	Test point (horizontal input gate-2)	IG2H	Test point (horizontal input gate-2)	Shorted to 0 V
11	IG1H	Test point (horizontal input gate-1)	IG1H	Test point (horizontal input gate-1)	Shorted to 0 V
12	ISH	Test point (horizontal input source)	ISH	Test point (horizontal input source)	Shorted to RD
13	TG	Transfer gate	TG	Transfer gate	Same timing as P2VS ^{*9}
14	P2VS	CCD vertical register clock-2 (storage area)	P2VS	CCD vertical register clock-2 (storage area)	
15	P1VS	CCD vertical register clock-1 (storage area)	P1VS	CCD vertical register clock-1 (storage area)	
16	NC		Th1	Thermistor	
17	NC		Th2	Thermistor	
18	NC		P-	TE-cooler-	
19	NC		P+	TE-cooler+	
20	SS	Substrate (GND)	SS	Substrate (GND)	
21	P2VI	CCD vertical register clock-2 (image area)	P2VI	CCD vertical register clock-2 (image area)	
22	P1VI	CCD vertical register clock-1 (image area)	P1VI	CCD vertical register clock-1 (image area)	
23	NC		NC		
24	RG	Reset gate	RG	Reset gate	

*9: TG is an isolation gate between vertical register and horizontal register.


In standard operation, the same pulse of P2VS should be applied to the TG.

■ Spectral response without window



KMPDB0058EA


■ Spectral transmittance characteristic of window material



KMPDB0101EA


■ Dimensional outlines (unit: mm)

S7986-01




KMPDA0103EA

S7987-01




KMPDA0104EA

■ Device structure (Conceptual drawing of top view)



■ Timing chart for "2 line binning TV rate operation"



Parameter		Symbol	Remark	Min.	Typ.	Max.	Unit
P1VI, P2VI, P1VS, P2VS, TG	Pulse width	T_{pwv}	*10	1	-	-	μs
	Rise and fall time	T_{prv}, T_{pfv}		20	-	-	ns
P1H, P2H	Pulse width	T_{pwh}	*10	35	-	-	ns
	Rise and fall time	T_{prh}, T_{pfr}		10	-	-	ns
	Duty ratio	-		-	50	-	%
SG	Pulse width	T_{pws}	-	35	-	-	ns
	Rise and fall time	T_{prs}, T_{pfs}		10	-	-	ns
	Duty ratio	-		-	50	-	%
RG	Pulse width	T_{pwr}	-	15	-	-	ns
	Rise and fall time	T_{pr}, T_{pfr}		5	-	-	ns
TG - P1H	Overlap time	T_{ovr}	-	3	-	μs	

*10: Symmetrical pulses should be overlapped at 50 % of maximum amplitude.

■ Specifications of built-in TE-cooler (S7987-01)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal resistance	Rint	Ta=27 °C	-	1.2	-	Ω
Maximum current *11	I _{max}	Th *12=27 °C ΔT *13=ΔT _{max}	-	-	3.0	A
Maximum voltage	V _{max}	Th *12=27 °C ΔT = ΔT _{max} I = I _{max}	-	-	3.6	V
Maximum heat absorption *14	Q _{max}	T _c *15=Th *12=27 °C I = I _{max}	-	-	5.0	W
Maximum temperature at hot side	-	-	-	-	70	°C
CCD temperature	-	Ta=25 °C	-	-10	0	°C


*11: If the current is greater than I_{max}, the heat absorption begins to decrease due to the Joule heat. It should be noted that this value is not a damage threshold. To protect the thermoelectric cooler and maintain stable operation, the supply current should be less than 60 % of this maximum current.

*12: Temperature at hot side of thermoelectric cooler.

*13: ΔT = Th - T_c

*14: This is a theoretical heat absorption level that offsets the temperature difference in the TE-cooler element when the maximum current is supplied to the unit.

*15: Temperature at cool side of thermoelectric cooler.



KMPDB0179EA

■ Specifications of built-in temperature sensor (S7987-01)

A chip thermistor is built in the same package with a CCD chip, and the CCD chip temperature can be monitored with it. A relation between the thermistor resistance and absolute temperature is expressed by the following equation.


$$R_1 = R_2 \times \exp B \left(\frac{1}{T_1} - \frac{1}{T_2} \right)$$

where R₁ is the resistance at absolute temperature T₁ (K)
 R₂ is the resistance at absolute temperature T₂ (K)
 B is so-called the B constant (K)

The characteristics of the thermistor used are as follows.

$$R(298\text{ K}) = 10\text{ k}\Omega$$

$$B(298\text{ K} / 323\text{ K}) = 3450\text{ K.}$$



KMPDB0111EA

■ Precaution for use (electrostatic countermeasures)

- Handle these sensors with bare hands or wearing cotton gloves. In addition, wear anti-static clothing or use a wrist band with an earth ring, in order to prevent electrostatic damage due to electrical charges from friction.
- Avoid directly placing these sensors on a work-desk or work-bench that may carry an electrostatic charge.
- Provide ground lines or ground connection with the work-floor, work-desk and work-bench to allow static electricity to discharge.
- Ground the tools used to handle these sensors, such as tweezers and soldering irons.

It is not always necessary to provide all the electrostatic measures stated above. Implement these measures according to the amount of damage that occurs.

■ Heating/cooling rate

The heating/cooling rate should be set at less than 5 K/min.