



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

| BV _{DSS} / | R _{DS(ON)} | I _{D(ON)} | Order Number / Package | | |
|---------------------|---------------------|--------------------|------------------------|--|--|
| BV _{DGS} | (max) (min) | | TO-92 | | |
| -40V | 8.0Ω | -0.5A | VP0104N3 | | |
| -60V | 8.0Ω | -0.5A | VP0106N3 | | |
| -90V | 8.0Ω | -0.5A | VP0109N3 | | |

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Applications

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

| Drain-to-Source Voltage | BV _{DSS} |
|-----------------------------------|-------------------|
| Drain-to-Gate Voltage | BV_{DGS} |
| Gate-to-Source Voltage | ±20V |
| Operating and Storage Temperature | -55°C to +150°C |
| Soldering Temperature* | 300°C |


^{*} Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Option



VP0104/VP0106/VP0109

Thermal Characteristics

| Package | I _D (continuous)* | I _D (pulsed) | Power Dissipation @ T _C = 25°C | θ _{jc} ∘C/W | $	heta_{\sf ja}$ $^{\circ}$ C/W | I _{DR} * | I _{DRM} |
|---------|------------------------------|-------------------------|--|-------------------------|---------------------------------|-------------------|------------------|
| TO-92 | -0.25A | -0.8A | 1.0W | 125 | 170 | -0.25A | -0.8A |

^{*} I_D (continuous) is limited by max rated T_j .


Electrical Characteristics (@ 25°C unless otherwise specified)


| Symbol | Parameter | | Min | Тур | Max | Unit | Conditions | |
|---------------------|--|--------|-------|-------|------|-------|--|--|
| BV _{DSS} | Drain-to-Source | VP0109 | -90 | | | | | |
| | Breakdown Voltage | VP0106 | -60 | | | V | $I_D = -1.0 \text{mA}, V_{GS} = 0 \text{V}$ | |
| | | VP0104 | -40 | | | | | |
| V _{GS(th)} | Gate Threshold Voltage | | -1.5 | | -3.5 | V | $V_{GS} = V_{DS}$, $I_D = -1.0$ mA | |
| $\Delta V_{GS(th)}$ | Change in V _{GS(th)} with Temperature | | | 5.8 | 6.5 | mV/°C | $I_D = -1.0 \text{mA}, V_{GS} = V_{DS}$ | |
| I _{GSS} | Gate Body Leakage | | | -1.0 | -100 | nA | $V_{GS} = \pm 20V, V_{DS} = 0V$ | |
| I _{DSS} | Zero Gate Voltage Drain Current | | | | -10 | μΑ | V _{GS} = 0V, V _{DS} = Max Rating | |
| | | | | | -1 | mA | $V_{GS} = 0V$, $V_{DS} = 0.8$ Max Rating $T_A = 125$ °C | |
| I _{D(ON)} | ON-State Drain Current | | -0.15 | -0.25 | | A | $V_{GS} = -5V, V_{DS} = -25V$ | |
| | | | -0.50 | -1.2 | | | $V_{GS} = -10V, V_{DS} = -25V$ | |
| R _{DS(ON)} | Static Drain-to-Source | | | 11 | 15 | Ω | $V_{GS} = -5V, I_D = -0.1A$ | |
| | ON-State Resistance | ance | | 6.0 | 8.0 | | $V_{GS} = -10V, I_D = -0.5A$ | |
| $\Delta R_{DS(ON)}$ | Change in R _{DS(ON)} with Temperature | | | 0.55 | 1.0 | %/°C | $V_{GS} = -10V, I_D = -0.5A$ | |
| G _{FS} | Forward Transconductance | | 150 | 190 | | mΩ | $V_{DS} = -25V, I_{D} = -0.5A$ | |
| C _{ISS} | Input Capacitance | | | 45 | 60 | | $V_{GS} = 0V, V_{DS} = -25V$ f = 1 MHz | |
| C _{OSS} | Common Source Output Capacitance | | | 22 | 30 | pF | | |
| C _{RSS} | Reverse Transfer Capacitance | | | 3 | 8 | | | |
| t _{d(ON)} | Turn-ON Delay Time Rise Time Turn-OFF Delay Time | | | 4 | 6 | - ns | V _{DD} = -25V | |
| t _r | | | | 3 | 10 | | | |
| t _{d(OFF)} | | | | 8 | 12 | | $I_D = -0.5A$ $R_{GEN} = 25\Omega$ | |
| t _f | Fall Time | | | 4 | 10 | | GEN - 2012 | |
| V _{SD} | Diode Forward Voltage Drop | | | -1.2 | -2.0 | V | $I_{SD} = -1.0A, V_{GS} = 0V$ | |
| t _{rr} | Reverse Recovery Time | | | 400 | | ns | $I_{SD} = -1.0A, V_{GS} = 0V$ | |

Notes:

- 1. All D.C. parameters 100% tested at 25° C unless otherwise stated. (Pulse test: $300\,\mu s$ pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.


Switching Waveforms and Test Circuit








VP0104/VP0106/VP0109


Typical Performance Curves


















VP0104/VP0106/VP0109


Typical Performance Curves














Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: http://www.supertex.com.

©2006 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited