MAXIM

Ultra-Small, Adjustable Sequencing/Supervisory Circuits

General Description

The MAX6895–MAX6899 is a family of small, low-power, voltage-monitoring circuits with sequencing capability. These miniature devices offer tremendous flexibility with an adjustable threshold capable of monitoring down to 0.5V and an external capacitor-adjustable time delay. These devices are ideal for use in power-supply sequencing, reset sequencing, and power-switching applications. Multiple devices can be cascaded for complex sequencing applications.

A high-impedance input with a 0.5V threshold allows an external resistive divider to set the monitored threshold. The output asserts (OUT = high or $\overline{OUT}$ = low) when the input voltage rises above the 0.5V threshold and the enable input is asserted (ENABLE = high or $\overline{ENABLE}$ = low). When the voltage at the input falls below 0.5V or when the enable input is deasserted (ENABLE = low or $\overline{ENABLE}$ = high), the output deasserts (OUT = low or $\overline{OUT}$ = high). All devices provide a capacitor-programmable delay time from when the input rises above 0.5V to when the output is asserted. The MAX689_A versions provide the same capacitor-adjustable delay from when enable is asserted to when the output asserts. The MAX689_P devices have a 1µs propagation delay from when enable is asserted to when the output asserts.

The MAX6895A/P offers an active-high enable input and an active-high push-pull output. The MAX6896A/P offers an active-low enable input and an active-low push-pull output. The MAX6897A/P offers an active-high enable input and an active-high open-drain output. Finally, the MAX6898A/P offers an active-low enable input and an active-low open-drain output. The MAX6899A/P offers an active-low enable with an active-high push-pull output.

All devices operate from a 1.5V to 5.5V supply voltage and are fully specified over the -40°C to +125°C operating temperature range. These devices are available in ultra-small 6-pin µDFN (1.0mm x 1.5mm) and thin SOT23 (1.60mm x 2.90mm) packages.

Applications

Automotive	Computers/Servers
Medical Equipment	Critical µP Monitoring
Intelligent Instruments	Set-Top Boxes
Portable Equipment	Telecom

Typical Operating Circuit and Selector Guide appear at end of data sheet.

Features

♦ **1.8% Accurate Adjustable Threshold Over Temperature**

♦ **Operate from V$_{CC}$ of 1.5V to 5.5V**

♦ **Capacitor-Adjustable Delay**

♦ **Active-High/-Low Enable Input Options**

♦ **Active-High/-Low Output Options**

♦ **Open-Drain (28V Tolerant)/Push-Pull Output Options**

♦ **Low Supply Current (10µA, typ)**

♦ **Fully Specified from -40°C to +125°C**

♦ **Ultra-Small 6-Pin µDFN Package or Thin SOT23 Package**

Ordering Information

PART	PIN-PACKAGE	TOP MARK	PKG CODE
MAX6895AALT+	6 µDFN-6	+AW	L611-1
MAX6895AAZT+	6 Thin SOT23-6	+AADK	Z6-1
MAX6895PALT+T	6 µDFN-6	+AX	L611-1
MAX6895PAZT+	6 Thin SOT23-6	+AADL	Z6-1
MAX6896AALT+	6 µDFN-6	+AY	L611-1
MAX6896AAZT+	6 Thin SOT23-6	+AADO	Z6-1
MAX6896PALT+T	6 µDFN-6	+AZ	L611-1
MAX6896PAZT+	6 Thin SOT23-6	+AADP	Z6-1

*Ordering Information continued at end of data sheet.*

Note: *All devices are specified over the -40°C to +125°C operating temperature range.*

+Denotes a lead-free package.

T = Tape and reel.

Pin Configurations

TOP VIEW

```
          V_CC    CDELAY    OUT
          ┌─┐     ┌─┐      ┌─┐
          │6│     │5│      │4│
          └─┘     └─┘      └─┘
             MAXIM
             MAX6895
             MAX6897
             MAX6899
          ┌─┐     ┌─┐      ┌─┐
          │1│     │2│      │3│
          └─┘     └─┘      └─┘
        ENABLE    GND       IN
       (ENABLE)
              µDFN
```

( ) FOR MAX6899 ONLY.

Pin Configurations continued at end of data sheet.

MAXIM _____ **Maxim Integrated Products   1**

Ultra-Small, Adjustable Sequencing/Supervisory Circuits

ABSOLUTE MAXIMUM RATINGS

V_{CC}, ENABLE, $\overline{ENABLE}$, IN.......................................-0.3V to +6V
OUT, $\overline{OUT}$ (push-pull) ....-0.3V to (V_{CC} + 0.3V)
OUT, $\overline{OUT}$ (open-drain)...-0.3V to +30V
CDELAY...-0.3V to (V_{CC} + 0.3V)
Output Current (all pins)..±20mA
Continuous Power Dissipation (T_A = +70°C)
  6-Pin µDFN (derate 2.1mW/°C above +70°C)...........167.7mW
  6-Pin Thin SOT23 (derate 2.7mW/°C above +70°C) ...219.1mW

Operating Temperature Range ....-40°C to +125°C
Storage Temperature Range ....-65°C to +150°C
Junction Temperature...+150°C
Lead Temperature (soldering, 10s) ....+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = 1.5V to 5.5V, T_A = -40°C to +125°C, unless otherwise specified. Typical values are at V_{CC} = 3.3V and T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY						
Operating Voltage Range	V_{CC}		1.5		5.5	V
Undervoltage Lockout (Note 2)	UVLO	V_{CC} falling	1.20		1.35	V
V_{CC} Supply Current	I_{CC}	V_{CC} = 3.3V, no load		10	20	µA
IN						
Threshold Voltage	V_{TH}	V_{IN} rising, 1.5V < V_{CC} < 5.5V	0.491	0.5	0.509	V
Hysteresis	V_{HYST}	V_{IN} falling		5		mV
Input Current (Note 3)	I_{IN}	V_{IN} = 0V or V_{CC}	-15		+15	nA
CDELAY						
Delay Charge Current	I_{CD}		200	250	300	nA
Delay Threshold	V_{TCD}	CDELAY rising	0.95	1.00	1.05	V
CDELAY Pulldown Resistance	R_{CDELAY}			130	500	Ω
ENABLE/$\overline{ENABLE}$						
Input Low Voltage	V_{IL}				0.4	V
Input High Voltage	V_{IH}		1.4			V
Input Leakage Current	I_{LEAK}	ENABLE, $\overline{ENABLE}$ = V_{CC} or GND	-100		+100	nA

MAXIM

MAX6895–MAX6899

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = 1.5V to 5.5V, T_A = -40°C to +125°C, unless otherwise specified. Typical values are at V_{CC} = 3.3V and T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
OUT/$\overline{OUT}$							
Output Low Voltage (Open-Drain or Push-Pull)	V_{OL}	V_{CC} ≥ 1.2V, I_{SINK} = 90µA, MAX6895/MAX6897/MAX6899 only				0.3	V
		V_{CC} ≥ 2.25V, I_{SINK} = 0.5mA				0.3	
		V_{CC} ≥ 4.5V, I_{SINK} = 1mA				0.4	
Output High Voltage (Push-Pull)	V_{OH}	V_{CC} ≥ 2.25V, I_{SOURCE} = 500µA		0.8 x V_{CC}			V
		V_{CC} ≥ 4.5V, I_{SOURCE} = 800µA		0.8 x V_{CC}			
Output Open-Drain Leakage Current	I_{LKG}	Output high impedance, V_{OUT} = 28V				1	µA
TIMING							
IN to OUT/$\overline{OUT}$ Propagation Delay	t_{DELAY}	V_{IN} rising	C_{CDELAY} = 0		40		µs
			C_{CDELAY} = 0.047µF		190		ms
	t_{DL}	V_{IN} falling			16		µs
Startup Delay (Note 4)					2		ms
ENABLE/$\overline{ENABLE}$ Minimum Input Pulse Width	t_{PW}			1			µs
ENABLE/$\overline{ENABLE}$ Glitch Rejection					100		ns
ENABLE/$\overline{ENABLE}$ to OUT/$\overline{OUT}$ Delay	t_{OFF}	From device enabled to device disabled			150		ns
ENABLE/$\overline{ENABLE}$ to OUT/$\overline{OUT}$ Delay	t_{PROPP}	From device disabled to device enabled (P version)			150		ns
	t_{PROPA}	From device disabled to device enabled (A version)	C_{CDELAY} = 0		20		µs
			C_{CDELAY} = 0.047µF		190		ms

Note 1: All devices are production tested at T_A = +25°C. Limits over temperature are guaranteed by design.
Note 2: When V_{CC} falls below the UVLO threshold, the outputs will deassert (OUT goes low, $\overline{OUT}$ goes high). When V_{CC} falls below 1.2V, the output state cannot be determined.
**Note 3:** Guaranteed by design.
Note 4: During the initial power-up, V_{CC} must exceed 1.5V for at least 2ms before the output is guaranteed to be in the correct state.

MAX6895–MAX6899

_____*Typical Operating Characteristics*

(V_{CC} = 3.3V and T_A = +25°C, unless otherwise noted.)

**SUPPLY CURRENT
vs. SUPPLY VOLTAGE**

**SUPPLY CURRENT
vs. TEMPERATURE**

**IN THRESHOLD
vs. TEMPERATURE**

**OUT DELAY
vs. C_{CDELAY}**

**OUTPUT LOW VOLTAGE
vs. SINK CURRENT**

**OUTPUT HIGH VOLTAGE
vs. SOURCE CURRENT**

**MAXIMUM TRANSIENT DURATION
vs. INPUT OVERDRIVE**

RESET
OCCURS

ENABLE TURN-ON/OFF (MAX6896P)

$\overline{OUT}$
2V/div

$\overline{ENABLE}$
2V/div

100ns/div

**ENABLE TURN-ON/OFF DELAY
(MAX6895A)**

OUT
2V/div

ENABLE
2V/div

40µs/div

MAXIM

_____**Pin Description**

PIN						NAME	FUNCTION
MAX6895/ MAX6897		MAX6896/ MAX6898		MAX6899			
μDFN	THIN SOT23	μDFN	THIN SOT23	μDFN	THIN SOT23		
1	1	—	—	—	—	ENABLE	Active-High Logic-Enable Input. Drive ENABLE low to immediately deassert the output to its false state (OUT = low or $\overline{OUT}$ = high) independent of V_{IN}. With V_{IN} above V_{TH}, drive ENABLE high to assert the output to its true state (OUT = high or $\overline{OUT}$ = low) after the adjustable delay period (MAX689_A) or a 150ns propagation delay (MAX689_P).
—	—	1	1	1	1	$\overline{ENABLE}$	Active-Low Logic-Enable Input. Drive $\overline{ENABLE}$ high to immediately deassert the output to its false state (OUT = low or $\overline{OUT}$ = high) independent of V_{IN}. With V_{IN} above V_{TH}, drive $\overline{ENABLE}$ low to assert the output to its true state (OUT = high or $\overline{OUT}$ = low) after the adjustable delay period (MAX689_A) or a 150ns propagation delay (MAX689_P).
2	2	2	2	2	2	GND	Ground
3	3	3	3	3	3	IN	High-Impedance Monitor Input. Connect IN to an external resistive divider to set the desired monitored threshold. The output changes state when V_{IN} rises above 0.5V and when V_{IN} falls below 0.495V.
4	4	—	—	4	4	OUT	Active-High Sequencer/Monitor Output, Push-Pull (MAX6895/MAX6899) or Open-Drain (MAX6897). OUT is asserted to its true state (OUT = high) when V_{IN} is above V_{TH} and the enable input is in its true state (ENABLE = high or $\overline{ENABLE}$ = low) for the capacitor-adjusted delay period. OUT is deasserted to its false state (OUT = low) immediately after V_{IN} drops below V_{TH} - 5mV or the enable input is in its false state (ENABLE = low or $\overline{ENABLE}$ = high). The open-drain version requires an external pullup resistor.
—	—	4	4	—	—	$\overline{OUT}$	Active-Low Sequencer/Monitor Output, Push-Pull (MAX6896) or Open-Drain (MAX6898). OUT is asserted to its true state ($\overline{OUT}$ = low) when V_{IN} is above V_{TH} and the enable input is in its true state (ENABLE = high or $\overline{ENABLE}$ = low) for the CDELAY adjusted timeout period. OUT is deasserted to its false state ($\overline{OUT}$ = high) immediately after V_{IN} drops below V_{TH} - 5mV or the enable input is in its false state (ENABLE = low or $\overline{ENABLE}$ = high). The open-drain version requires an external pullup resistor.
5	6	5	6	5	6	CDELAY	Capacitor-Adjustable Delay. Connect an external capacitor (C_{CDELAY}) from CDELAY to GND to set the IN to OUT (and ENABLE to OUT or $\overline{ENABLE}$ to OUT for A version devices) delay period. $t_{DELAY} = (C_{CDELAY} \times 4.0 \times 10^6) + 40\mu s$. There is a fixed short delay (40μs, typ) for the output deasserting when V_{IN} falls below V_{TH}.
6	5	6	5	6	5	V_{CC}	Supply Voltage Input. Connect a 1.5V to 5.5V supply to V_{CC} to power the device. For noisy systems, bypass with a 0.1μF ceramic capacitor to GND.

MAXIM _____ 5

# Ultra-Small, Adjustable Sequencing/Supervisory Circuits

Figure 1. MAX6895/MAX6899 Functional Diagram

_____Detailed Description

The MAX6895–MAX6899 is a family of ultra-small, low-power, sequencing/supervisory circuits. These devices provide adjustable voltage monitoring for inputs down to 0.5V. They are ideal for use in power-supply sequencing, reset sequencing, and power-switching applications. Multiple devices can be cascaded for complex sequencing applications.

Voltage monitoring is performed through a high-impedance input (IN) with an internally fixed 0.5V threshold. When the voltage at IN falls below 0.5V or when the enable input is deasserted (ENABLE = low or $\overline{\text{ENABLE}}$ = high), the output deasserts (OUT goes low or $\overline{\text{OUT}}$ goes high). When V_{IN} rises above 0.5V and the enable input is asserted (ENABLE = high or $\overline{\text{ENABLE}}$ = low), the output asserts (OUT goes high or $\overline{\text{OUT}}$ goes low) after a capacitor-programmable time delay.

With V_{IN} above 0.5V, the enable input can be used to turn the output on or off. After the enable input is asserted, the output turns on with a capacitor-programmable delay period (A version) or with a 150ns propagation delay (P version). Tables 1, 2, and 3 detail the output state depending on the various input and enable conditions.

Table 1. MAX6895/MAX6897 Output

IN	ENABLE	OUT
$V_{IN} < V_{TH}$	Low	Low
$V_{IN} < V_{TH}$	High	Low
$V_{IN} > V_{TH}$	Low	Low
$V_{IN} > V_{TH}$	High	OUT = V_{CC} (MAX6895)
		OUT = high impedance (MAX6897)

Table 2. MAX6896/MAX6898 Output

IN	$\overline{\text{ENABLE}}$	$\overline{\text{OUT}}$
$V_{IN} < V_{TH}$	Low	$\overline{\text{OUT}}$ = V_{CC} (MAX6896)
		$\overline{\text{OUT}}$ = high impedance (MAX6898)
$V_{IN} < V_{TH}$	High	$\overline{\text{OUT}}$ = V_{CC} (MAX6896)
		$\overline{\text{OUT}}$ = high impedance (MAX6898)
$V_{IN} > V_{TH}$	Low	Low
$V_{IN} > V_{TH}$	High	$\overline{\text{OUT}}$ = V_{CC} (MAX6896)
		$\overline{\text{OUT}}$ = high impedance (MAX6898)

Table 3. MAX6899 Output

IN	$\overline{\text{ENABLE}}$	OUT
$V_{IN} < V_{TH}$	Low	Low
$V_{IN} < V_{TH}$	High	Low
$V_{IN} > V_{TH}$	Low	High
$V_{IN} > V_{TH}$	High	Low

Supply Input (V_{CC})

The device operates with a V_{CC} supply voltage from 1.5V to 5.5V. To maintain a 1.8% accurate threshold, V_{CC} must be above 1.5V. When V_{CC} falls below the UVLO threshold, the output deasserts. When V_{CC} falls below 1.2V the output state cannot be determined. For noisy systems, connect a 0.1µF ceramic capacitor from V_{CC} to GND as close to the device as possible. For the push-pull active-high output option, a 100kΩ external pulldown resistor to ground ensures the correct logic state for V_{CC} down to 0.

/VI/IXI/VI

Monitor Input (IN)

Connect the center point of a resistive divider to IN to monitor external voltages (see R1 and R2 of the *Typical Operating Circuit*). IN has a rising threshold of V_{TH} = 0.5V and a falling threshold of 0.495V (5mV hysteresis). When V_{IN} rises above V_{TH} and ENABLE is high (or $\overline{ENABLE}$ is low) OUT goes high ($\overline{OUT}$ goes low) after the programmed t_{DELAY} period. When V_{IN} falls below 0.495V, OUT goes low ($\overline{OUT}$ goes high) after a 16µs delay. IN has a maximum input current of 15nA so large-value resistors are permitted without adding significant error to the resistive divider.

Adjustable Delay (CDELAY)

When V_{IN} rises above V_{TH} with ENABLE high ($\overline{ENABLE}$ low), the internal 250nA current source begins charging an external capacitor connected from CDELAY to GND. When the voltage at CDELAY reaches 1V, the output asserts (OUT goes high or $\overline{OUT}$ goes low). When the output asserts, C_{CDELAY} is immediately discharged. Adjust the delay (t_{DELAY}) from when V_{IN} rises above V_{TH} (with ENABLE high or $\overline{ENABLE}$ low) to OUT going high ($\overline{OUT}$ going low) according to the equation:

$$t_{DELAY} = C_{CDELAY} \times 4.0 \times 10^6 + 40\mu s$$

where C_{CDELAY} is the external capacitor from CDELAY to GND.

For adjustable delay devices (A version), when $V_{IN} >$ 0.5V and ENABLE goes from low to high ($\overline{ENABLE}$ goes from high to low) the output asserts after a t_{DELAY} period. For nonadjustable delay devices (P version) there is a 1µs propagation delay from when the enable input is asserted to when the output asserts. Figures 2 through 5 show the timing diagrams for the adjustable and fixed delay versions, respectively.


Figure 2. MAX6895A/MAX6897A Timing Diagram

MAX6895–MAX6899

Figure 3. MAX6896A/MAX6898A Timing Diagram

Figure 4. MAX6895P/MAX6897P Timing Diagram

MAXIM

Figure 5. MAX6896P/MAX6898P Timing Diagram

Figure 6. MAX6899A Timing Diagram

MAX6895–MAX6899

Figure 7. MAX6899P Timing Diagram

Enable Input (ENABLE or $\overline{ENABLE}$)

The MAX6895/MAX6897 offer an active-high enable input (ENABLE), while the MAX6896/MAX6898/MAX6899 offer an active-low enable input ($\overline{ENABLE}$). With V_{IN} above V_{TH}, drive ENABLE high ($\overline{ENABLE}$ low) to force OUT high ($\overline{OUT}$ low) after the adjustable delay time (A versions). For P version devices, when $V_{IN} > 0.5V$ and enable is asserted, the output asserts after typically 150ns.

The enable input has logic-high and logic-low voltage thresholds of 1.4V and 0.4V, respectively. For both versions, when $V_{IN} > 0.5V$, drive ENABLE low ($\overline{ENABLE}$ high) to force OUT low ($\overline{OUT}$ high) within 150ns typ.

Output (OUT or $\overline{OUT}$)

The MAX6895/MAX6899 offer an active-high, push-pull output (OUT), and the MAX6896 offers an active-low push-pull output ($\overline{OUT}$). The MAX6897 offers an active-high open-drain output (OUT), and the MAX6898 offers an active-low open-drain output ($\overline{OUT}$).

Push-pull output devices are referenced to V_{CC}. Open-drain outputs can be pulled up to 28V.

Applications Information

Input Threshold

The MAX6895–MAX6899 monitor the voltage on IN with an external resistive divider (see R1 and R2 in the *Typical Operating Circuit*). Connect R1 and R2 as close to IN as possible. R1 and R2 can have very high values to minimize current consumption due to low IN leakage currents (±15nA max). Set R2 to some conveniently high value (1MΩ, for example) and calculate R1 based on the desired monitored voltage using the following formula:

$$R1 = R2 \times \left[\frac{V_{MONITOR}}{V_{IN}} - 1 \right]$$

where $V_{MONITOR}$ is the desired monitored voltage and V_{IN} is the detector input threshold (0.5V).

MAXIM

Pullup Resistor Values (MAX6897/MAX6898)

The exact value of the pullup resistors for the open-drain outputs is not critical, but some consideration should be made to ensure the proper logic levels when the device is sinking current. For example, if V_{CC} = 2.25V and the pullup voltage is 28V, you would try to keep the sink current less than 0.5mA as shown in the *Electrical Characteristics* table. As a result, the pullup resistor should be greater than 56kΩ. For a 12V pullup, the resistor should be larger than 24kΩ. It should be noted that the ability to sink current is dependent on the V_{CC} supply voltage.

Typical Application Circuits

Figures 8, 9, 10 show typical applications for the MAX6895–MAX6899. Figure 8 shows the MAX6895 used with a p-channel MOSFET in an overvoltage protection circuit. Figure 9 shows the MAX6895 in a low-voltage sequencing application using an n-channel MOSFET. Figure 10 shows the MAX6895 used in a multiple-output sequencing application.

Using an n-Channel Device for Sequencing

In higher power applications, using an n-channel device reduces the loss across the MOSFETs as it offers a lower drain-to-source on-resistance. However, an n-channel MOSFET requires a sufficient V_{GS} voltage to fully enhance it for a low R_{DS_ON}. The application in Figure 9 shows the MAX6895 in a switch sequencing application using an n-channel MOSFET.

Similarly, if a higher voltage is present in the system, the open-drain version can be used in the same manner.

Figure 8. Overvoltage Protection

Figure 9. Low-Voltage Sequencing Using an n-Channel MOSFET

MAX6895–MAX6899

Figure 10. Multiple-Output Sequencing

MAXIM

Selector Guide

PART	ENABLE INPUT	OUTPUT	INPUT (IN) DELAY	ENABLE DELAY
MAX6895AALT+T	Active-High	Active-High, Push-Pull	Capacitor Adjustable	Capacitor Adjustable
MAX6895AAZT+T	Active-High	Active-High, Push-Pull	Capacitor Adjustable	Capacitor Adjustable
MAX6895PALT+T	Active-High	Active-High, Push-Pull	Capacitor Adjustable	150ns Delay
MAX6895PAZT+T	Active-High	Active-High, Push-Pull	Capacitor Adjustable	150ns Delay
MAX6896AALT+T	Active-Low	Active-Low, Push-Pull	Capacitor Adjustable	Capacitor Adjustable
MAX6896AAZT+T	Active-Low	Active-Low, Push-Pull	Capacitor Adjustable	Capacitor Adjustable
MAX6896PALT+T	Active-Low	Active-Low, Push-Pull	Capacitor Adjustable	150ns Delay
MAX6896PAZT+T	Active-Low	Active-Low, Push-Pull	Capacitor Adjustable	150ns Delay
MAX6897AALT+T	Active-High	Active-High, Open-Drain	Capacitor Adjustable	Capacitor Adjustable
MAX6897AAZT+T	Active-High	Active-High, Open-Drain	Capacitor Adjustable	Capacitor Adjustable
MAX6897PALT+T	Active-High	Active-High, Open-Drain	Capacitor Adjustable	150ns Delay
MAX6897PAZT+T	Active-High	Active-High, Open-Drain	Capacitor Adjustable	150ns Delay
MAX6898AALT+T	Active-Low	Active-Low, Open-Drain	Capacitor Adjustable	Capacitor Adjustable
MAX6898AAZT+T	Active-Low	Active-Low, Open-Drain	Capacitor Adjustable	Capacitor Adjustable
MAX6898PALT+T	Active-Low	Active-Low, Open-Drain	Capacitor Adjustable	150ns Delay
MAX6898PAZT+T	Active-Low	Active-Low, Open-Drain	Capacitor Adjustable	150ns Delay
MAX6899AALT+T	Active-Low	Active-High, Push-Pull	Capacitor Adjustable	Capacitor Adjustable
MAX6899AAZT+T	Active-Low	Active-High, Push-Pull	Capacitor Adjustable	Capacitor Adjustable
MAX6899PALT+T	Active-Low	Active-High, Push-Pull	Capacitor Adjustable	150ns Delay
MAX6899PAZT+T	Active-Low	Active-High, Push-Pull	Capacitor Adjustable	150ns Delay

__Ordering Information (continued)

PART	PIN-PACKAGE	TOP MARK	PKG CODE
MAX6897AALT+	6 µDFN-6	+BA	L611-1
MAX6897AAZT+	6 Thin SOT23-6	+AADQ	Z6-1
MAX6897PALT+T	6 µDFN-6	+BB	L611-1
MAX6897PAZT+	6 Thin SOT23-6	+AADR	Z6-1
MAX6898AALT+	6 µDFN-6	+BD	L611-1
MAX6898AAZT+	6 Thin SOT23-6	+AADS	Z6-1
MAX6898PALT+T	6 µDFN-6	+BC	L611-1
MAX6898PAZT+	6 Thin SOT23-6	+AADT	Z6-1
MAX6899AALT+	6 µDFN-6	+LO	L611-1
MAX6899AAZT+	6 Thin SOT23-6	+AADM	Z6-1
MAX6899PALT+T	6 µDFN-6	+LP	L611-1
MAX6899PAZT+	6 Thin SOT23-6	+AADN	Z6-1

Note: All devices are specified over the -40°C to +125°C operating temperature range.

+Denotes a lead-free package.

T = Tape and reel.

_____ Typical Operating Circuit

TOP VIEW

V_{CC}   CDELAY $\overline{OUT}$

| 6 | 5 | 4 |

MAXIM
MAX6896
MAX6898

| 1 | 2 | 3 |

$\overline{ENABLE}$ GND   IN

μDFN

TOP VIEW

ENABLE	1	+		6	CDELAY
GND	2	*MAXIM*		5	V_{CC}
IN	3	*MAX6895 MAX6897*		4	OUT

THIN SOT23

TOP VIEW

$\overline{ENABLE}$	1	+		6	CDELAY
GND	2	*MAXIM*		5	V_{CC}
IN	3	*MAX6896 MAX6898 MAX6899*		4	$\overline{OUT}$ (OUT)

THIN SOT23

( ) FOR MAX6899 ONLY.

Chip Information

PROCESS: BiCMOS

MAXIM

MAX6895–MAX6899

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

MAX6895–MAX6899

6L UDFN.EPS

TOP VIEW

SIDE VIEW

BOTTOM VIEW

SECTION A-A

S Y M B O L	COMMON DIMENSIONS		
	MIN.	NOM.	MAX.
A	0.65	0.72	0.80
A1	--	0.20	--
A2	0.00	--	0.05
D	1.45	1.50	1.55
E	0.95	1.00	1.05
L	0.30	0.35	0.40
L1	0.00	--	0.08
L2	0.05	--	0.10
b	0.17	0.20	0.23
e	0.50 BSC.		
Pkg. Code	L611-1, L611-2		

NOTES:
1. DIMENSIONS ARE IN MILLIMETERS.
2. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
   PACKAGE USES 2 CHARACTER PRODUCT CODE.
3. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC
   DIMENSION "e", ±0.05.
4. CALENDAR YEAR BINARY DATE CODE (REFER TO PG. 2 TABLE 1 FOR TRANSLATION).
5. 6 WEEKLY DATE BINARY CODE (REFER TO PG. 2 TABLE 2 FOR TRANSLATION).
6. MATERIAL MUST COMPLY WITH BANNED AND RESTRICTED SUBSTANCES SPEC # 10-0131.
7. MEETS JEDEC MO-252 VARIATION WAAD.

-DRAWING NOT TO SCALE-

DALLAS SEMICONDUCTOR **MAXIM**

TITLE:
PACKAGE OUTLINE, 6L uDFN, 1.5x1.0x0.8mm

| APPROVAL	DOCUMENT CONTROL NO.	REV.	
	21-0147	E	1/2

MAXIM _____ 15

Ultra-Small, Adjustable
Sequencing/Supervisory Circuits

_____ *Package Information (continued)*

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

TABLE 1   Translation Table for Calendar Year Code

Calendar Year	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014

Legend: ▨ Marked with bar   ▭ Blank space - no bar required

TABLE 2   Translation Table for Payweek Binary Coding

Payweek	06-11	12-17	18-23	24-29	30-35	36-41	42-47	48-51	52-05

Legend: ▮ Marked with bar   ▯ Blank space - no bar required

DALLAS SEMICONDUCTOR /V/.../IXI.../VI

TITLE:
PACKAGE OUTLINE, 6L uDFN, 1.5x1.0x0.8mm

APPROVAL	DOCUMENT CONTROL NO.	REV.	
	21-0147	E	2/2

-DRAWING NOT TO SCALE-

MAXIM

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

MAX6895–MAX6899

6L THIN SOT23.EPS

TOP VIEW

PIN 1 DOT

MARKING

E/2

E1

2x 0.15

PIN 1

END VIEW

SEE DETAIL 'A'

SIDE VIEW

PARTING LINE

0.10 C SEATING PLANE

b 0.00

A2 A

A1

D

DETAIL 'A'

12° REF. TYP.

0.10 R. MIN.

0.10 R. MIN.

A3 0.05 C

SEATING PLANE

0.20

(cc)

L

0.575 REF.

SECTION 'B-B'

BASE METAL

WITH PLATING

C1 (c)

b1

(b)

—DRAWING NOT TO SCALE—

DALLAS SEMICONDUCTOR **MAXIM**

TITLE:
 PACKAGE OUTLINE, 6L THIN SOT23,
 (LOW PROFILE)

APPROVAL	DOCUMENT CONTROL NO.	REV.	1/2
	21-0114	C	

MAXIM

Ultra-Small, Adjustable Sequencing/Supervisory Circuits

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.

2. "D" AND "E1" ARE REFERENCE DATUM AND DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS, AND ARE MEASURED AT THE BOTTOM PARTING LINE. MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 0.15mm ON "D" AND 0.25mm ON "E" PER SIDE.

3. THE LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.07mm TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION.

4. DATUM PLANE "H" LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT THE BOTTOM OF PARTING LINE.

5. THE LEAD TIPS MUST LINE WITHIN A SPECIFIED TOLERANCE ZONE. THIS TOLERANCE ZONE IS DEFINED BY TWO PARALLEL LINES. ONE PLANE IS THE SEATING PLANE, DATUM [-C-] AND THE OTHER PLANE IS AT THE SPECIFIED DISTANCE FROM [-C-] IN THE DIRECTION INDICATED. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITH 0.10mm AT SEATING PLANE.

6. THIS PART IS COMPLIANT WITH JEDEC SPECIFICATION MO-193 EXCEPT FOR THE "e" DIMENSION WHICH IS 0.95mm INSTEAD OF 1.00mm. THIS PART IS IN FULL COMPLIANCE TO EIAJ SPECIFICATION SC-74.

7. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08mm.

8. WARPAGE SHALL NOT EXCEED 0.10mm.

9. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 PP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.

10. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

11. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND LEAD FREE (+) PACKAGE CODES.

SYMBOLS			
	MIN	NOM	MAX
A	–	–	1.10
A1	0.00	0.075	0.10
A2	0.85	0.88	0.90
A3	0.50 BSC		
b	0.30	–	0.45
b1	0.25	0.35	0.40
c	0.15	–	0.20
c1	0.12	0.127	0.15
D	2.80	2.90	3.00
E	2.75 BSC		
E1	1.55	1.60	1.65
L	0.30	0.40	0.50
e1	1.90 BSC		
e	0.95 BSC		
α	0°	4°	8°
aaa	0.20		
Pkg. codes: Z6-1, Z6-2			

—DRAWING NOT TO SCALE—

DALLAS SEMICONDUCTOR **MAXIM**

TITLE:
PACKAGE OUTLINE, 6L THIN SOT23, (LOW PROFILE)

APPROVAL	DOCUMENT CONTROL NO.	REV.	2/2
	21-0114	C	

Revision History

Pages changed at Rev 3: 1, 3, 5, 6, 9, 10, 11, 13, new part number added (all pages)

Pages changed at Rev 4: 1, 2, 5, 7, 12–18

Pages changed at Rev 5: 1, 13, 18