TOSHIBA Bi-CMOS Integrated Circuit Silicon Monolithic

TB62802F

CCD Clock Drivers


 $\rm TB62802F$ is a clock distribution driver for CCD linear image sensors.

The IC can functionally drive the CCD input capacitance. It also supports inverted outputs, eliminating the need for crosspoint control.

The IC contains a 1-to-4 clock distribution driver and 4-bit buffer.


Features

- High drivability: Guaranteed driving 250 pF load capacitance @fclock = 25 MHz (4-bit distribution driver)
- Operating temperature range: Ta = 0°C to 60°C




Weight: 0.5 g (typ.)

Pin Connection (top view)



Logic Diagram



Pin Description

Pin No.	Pin Name	Functions	Remarks
1	OUT_cont	Output control pin	_
2	2B_in	Light load drive input	Driver input for CCD last-stage clock
3	CP_in	Light load drive input	CCD clamp gate driver input
4	V _{CC1}	Light load power supply	_
_	GND1	Light load ground	_
5	V _{CC2}	Heavy load power supply	_
6	CK_in	Heavy load drive input	Driver input for CCD transfer clock
7	SH_in	Light load drive input	CCD shift gate driver input
8	RS_in	Light load drive input	CCD reset gate driver input
9	RS_out	Light load drive output (not inverted)	CCD reset gate driver output
10	SH_out	Light load drive output (not inverted)	CCD shift gate driver output
11	ф	Heavy load drive output (not inverted)	Driver output for CCD transfer clock
12	φ	Heavy load drive output (inverted)	Driver output for CCD transfer clock
_	GND2	Heavy load ground	_
13	φ	Heavy load drive output (inverted)	Driver output for CCD transfer clock
14	ф	Heavy load drive output (not inverted)	Driver output for CCD transfer clock
15	CP_out	Light load drive output (not inverted)	CCD clamp gate driver output
16	2B_out	Light load drive output (not inverted)	Driver output for CCD last-stage clock

Note: The internal circuits for heavy load drive pins ϕ and $\overline{\phi}$ have the same configuration as those of light load drive pins RS_out, SH_out, CP_out and 2B_out. Thus, these internal circuits have the same characteristics.

Truth Table

	Inj	Output				
Pin Name	Logic	Pin Name Logic		Pin Name	Logic	
		CK_in	L	ф	L	
			L	$\overline{\phi}$	Н	
		OK_III	Н	ф	Н	
	L		П	φ	L	
		CP_in	L	CP_out	L	
			н	OI _Out	Н	
OUT_cont		SH_in	L	SH_out	L	
			Н	Si i_out	Н	
		RS_in	L	RS_out	L	
		K3_III	Н	K3_out	Н	
		op in	L	2B_out	L	
		2B_in	Н	26_0ut	Н	
	Н	_	_	All Output	L	

Absolute Maximum Ratings (Ta = 25°C)

Charac	cteristic	Symbol	Rating	Unit
Power supply voltage	je	V _{CC}	-0.5 to 7.0	V
Input voltage		V _{IN}	-1.2 to V _{CC} + 0.5	V
Output voltage		VO	-0.5 to V _{CC}	V
Input clamp diode c	urrent (V _{IN} < 0)	I _{IK}	-50.0	mA
Output clamp diode	current (V _O < 0)	I _{OK} –50.0		mA
Output current	High level	I _{OH} (O)	-16.0	mA
excluding other than ϕ , $\overline{\phi}$ outputs	Low level	I _{OL} (O)	+16.0	mA
φ output current	High level	I _{OH} (φ)	-150	mA
φ σαιραί carrent	Low level	I _{OL} (ϕ)	150	mA
Storage temperature	е	T _{stg}	T _{stg} -40 to 150	
Junction temperatur	e	T _j 150		°C
Thermal resistance	Chip to ambient air	θ_{ja}	83	°C/W

Note: Output current is specified as follows: $V_{\mbox{OH}} = 4.0 \mbox{ V}, \mbox{ } V_{\mbox{OL}} = 0.5 \mbox{ V}.$

Recommended Operating Conditions (Ta = 25°C)

Character	Symbol	Min	Тур.	Max	Unit	
Power supply voltage	V _{CC}	4.7	5.0	5.5	V	
Input voltage		V _{IN} 0		_	V _{CC}	V
Output voltage		VO	0	_	V _{CC}	V
Output current_	High level	V _{OH} (O)	_		-8.0	mA
excluding φ, φ outputs	Low level	V _{OL} (O)	_	_	8.0	mA
φ output current	High level	V _{OH} (φ)		_	-10.0	mA
φ σαιραί carrent	Low level	V _{OL} (φ)	_		10.0	mA
Thermal resistance (chip to case)	$\theta_{\sf jc}$	_	12	_	°C/W	
Operating temperature	T _{opr}	0	25	60	°C	
Input rise/fall time	tri/tfi		2.5	5.0	ns	

Note: There is no hysteresis in the input block of this IC. Therefore attention should be given to the following:

A CMOS integrated circuit charges and discharges the capacitance load (internal equivalent capacitance) of
the internal circuit while operating. The charged or discharged current flows in the package of the IC and
inductance of transmission line, which causes inductive spike voltage to be generated.

When the spike voltage is generated in the reference GND, it affects the amplitude of an input signal. The amplitude seems to be fluctuating compared to when no spike voltage is generated in the reference GND. In this case, some induced spike waveforms exceed the input threshold level. For low-frequency inputs, the rate at which a spike exceeds the level increases, resulting in unstable output.

Therefore, do not apply input signals lower than 1 μ s. When designing a board, be sure to take transmission line inductance into consideration.

Electrical Characteristics

DC Characteristics (unless otherwise specified, $V_{CC} = 4.7$ to 5.5 V, Ta = 0 to 60° C)


Characteristic		Symbol	Test Circuit	Test Condition	V _{CC}	Min	Тур.	Max	Unit			
Input voltage	High	V_{IH}	1		4.7	2.0	_	V _{CC}	V			
input voitage	Low	VIL] '		4.7	0	_	0.8	V			
Input clamp volta	age	V_{IK}	2	I _{IK} = -20 mA	4.7	_	_	1.0	V			
		V _{OH} (O)	3	$I_{OH} = -50 \mu A$	4.7	4.5	_	V _{CC}				
Qutput voltage e	xcluding φ,	VOH (O)	3	$I_{OH} = -8 \text{ mA}$	4.7	3.9	_	V _{CC}	V			
φ outputs		V _{OI} (O)	5	$I_{OL} = 50 \mu A$	4.7	0	_	0.2	V			
		VOL (O)	3	I _{OL} = 8 mA	4.7	0	_	0.7				
				$I_{OH} = -10 \text{ mA}$	4.7	4.5	_	V _{CC}				
		V _{OH} (φ/ $\bar{\phi}$)	3, 4	I _{OH} = -30 mA	4.7	3.9	_	Vcc				
				I _{OH} = -120 mA	4.7	3.0	_	V _{CC}	3 5			
φ output voltage	•	V _{OL} (φ/ φ)		$I_{OL} = 50 \mu A$	4.7	0	_	0.3				
			5, 6	I _{OL} = 30 mA	4.7	0	_	0.5				
				I _{OL} = 120 mA	4.7	0	_	2.0				
Input voltage		I _{IN}	7	V _{IN} = V _{CC} or GND	5.5	_	_	1.0	μΑ			
	Total	I _{CC}	8	For light load output, all bits are High. For heavy load output, 2 bits are High. 2 bits are Low.	5.5		_	15.0	mA			
Static current consumption	Forced low for all bits	I _{CCL}	_	Out_cont = "H"	5.5	_	_	30.0				
	Each bit	Δl _{CC}	9	One input : $V_{IN} = 0.5 \text{ V or } V_{CC} - 2.1 \text{ V}$ Other inputs : $V_{IN} = V_{CC}$ or GND	_	_	_	1.5				
Output off mode supply voltage		V _{POR}	(Note)	Light load power supply (V _{CC1}) reference	_	_	3.0	_	V			

Note: Refer to the description of the P.O.R below.

Mode in Which Output Is Held at Low at Power-On (P.O.R: Power On Reset circuit)

To eliminate the unstable period for the internal logic, this IC incorporates a function for monitoring the light load power supply (VCC1) at power-on to maintain the outputs at Low.

- At power-on, all output are held at Low until light load power supply (VCC1) reaches the voltage level of 3 V.
- When the light load power supply (VCC1) voltage is higher than 3 V (typ.), the internal logic operates according to input signals.
- For normal operation, be sure to use a power supply of 4.7 V or higher as guaranteed.



5 2006-06-13

AC Characteristics (input transition rise or fall time: $t_r/t_f = 3.0$ ns)

Characteristic	Symbol	Test Condition	Ta = 25°C, V _{CC} = 5.0 V			Ta = 0 to 60° C V _{CC} = 4.7 to 5.5 V		Unit	Reference Measurement	
			Min	Тур.	Max	Min	Max		Diagram	
	tpLH (φ)	C _I = 250 pF	5.3	10.8	15.5	5.0	16.0	ns	Measurement diagram 1	
Propagation delay time	tpHL (φ)	OL = 230 pi	5.3	9.8	15.5	5.0	16.0			
r ropagation delay time	tpLH (O)	$C_1 = 20 pF$	2.5	5.4	9.5	2.0	10.0		Measurement diagram 2	
	tpHL (O)	OL = 20 pi	2.5	6.0	10.5	2.0	12.0			
	tpCLH (φ)	C _I = 250 pF	9.5	14.0	24.0	9.0	25.0	ns .	Measurement diagram 1 Measurement diagram 2	
Output OFF time	tpCHL (φ)	CL = 250 pr	9.5	15.4	24.0	9.0	25.0			
Output Of 1 time	tpCLH (O)	C _L = 20 pF	7.2	10.7	19.0	6.0	23.0			
	tpCHL (O)	OL = 20 pi	7.3	18.5	30.0	6.0	35.0			
Light load drive output skew	to (skw)	C _L = 20 pF	0	_	2.0	0	2.0	ns	Measurement diagram 3	
Heavy load drive output crosspoints	VT (crs)	C _L = 100 to 250 pF	1.5	_	_	1.5	_	V	Measurement diagram 4	
Equivalent internal	CPD (\phi)		_	57	_	_	_			
capacitance (Note 1)	CPD (O)		_	18	_	_	_	pF		

Note 1: CPD denotes "power dissipation capacitance". Dynamic power dissipation can be calculated using the CPD value.

$$Pd = \Sigma \left[CPD \times V_{CC}^2 \times Fin \right] + \Sigma \left(CL \times V_{CC}^2 \times Fout \right)$$

CL: Load capacitance per output CPD: Power dissipation capacitance

Fin: Input clock frequency
Fout: Output clock frequency

For example:

For heavy load drive output, driving a load capacity of 250 pF at 25 MHz; For light load drive output, driving a load capacity of 20 pF at 25 MHz.

Note 2: In practice, the frequencies of some shift gate control signals are lower than the transfer clock. Therefore the power dissipation during practical use is smaller than the calculated value below.

```
Pd = [57 \text{ pF} \times 5.0 \text{ V} \times 5.0 \text{ V} \times 25 \text{ MHz}] \times 4 \text{ bit} + (250 \text{ pF} \times 5.0 \text{ V} \times 5.0 \text{ V} \times 25 \text{ MHz}) \times 4 \text{ bit} + [18 \text{ pF} \times 5.0 \text{ V} \times 5.0 \text{ V} \times 25 \text{ MHz}] \times 4 \text{ bit} + (20 \text{ pF} \times 5.0 \text{ V} \times 5.0 \text{ V} \times 25 \text{ MHz}) \times 4 \text{ bit} \\ \approx 862 \text{ mW}
```

The typical power dissipation is approximately 862 mW.

Notes on System Design

As shown above, the TB62802F consumes high current while operating. There is temporary flow of a current greater than the calculated value. To suppress bouncing from the power supply and GND, decoupling for the power supply is a vital necessity.

Below is an example of how the capacitance of a decoupling capacitor is calculated. Be sure to refer to this when designing a system.

The decoupling capacitor should be placed underneath the IC to reduce the high-frequency components.

Supply current variable: 350 mA (estimated variable in 1 bit)

Supply voltage variable: 0.3 V

Noise pulse width: 10 ns (time in which fluctuation occurs)

 $C = \Delta I_{CC}/(\Delta V/\Delta T)$

 $= 350 \text{ mA} \times 4 \text{ bit/}(0.3 \text{ V/}10 \text{ ns})$


≃ 47 nF


 $\simeq 0.047 \,\mu\text{F}$ (when using a normal capacitor)


To control the fluctuation in the low-frequency components, it is recommended that the power supply on the board be decoupled using a 10 μ F to 50 μ F capacitor.

6 2006-06-13

Reference Characteristics







Thermal Design

The junction temperature is expressed as follows:

 $T_j = Ta + (\theta jc + \theta ca) \times Pd$

 $= Ta + \theta ja \times Pd$

T_i: Junction temperature

Ta: Ambient temperature

θjc: Thermal resistance from chip to case (a specific value not affected by environment)

Oja: Thermal resistance from chip to ambient temperature (affected by environment)


Pd: Power dissipation when driving external load

Here, the thermal performance of the heat dispersion on the PCB and of the ambient temperature setting should be so designed that the calculated value is within the specified range.


7

2006-06-13

Propagation Delay Time Capacitance Dependency of the TB62802F Heavy Load Drive Pin



Propagation Delay Time Capacitance Dependency of the TB62802F Light Load Drive Pin



Load capacitance pF

Waveform Measuring Point

Propagation Delay Time Setting

Input signal

- $\cdot 2B_{in}$
- $\boldsymbol{\cdot}\operatorname{CK_in}$
- •SH_in
- $\cdot RS_{in}$
- •CP in
- ·out_cont

Measurement Diagram 1

 $\bullet \phi$ Output signal

10%


 $\cdot \bar{\phi}$ Output signal

Measurement Diagram 2

- $\cdot 2B_{out}$
- $\boldsymbol{\cdot}\operatorname{CK_out}$
- \cdot SH_out
- $\boldsymbol{\cdot} \operatorname{RS_out}$
- \cdot CP_out

Measurement Diagram 3

- •2B_out
- \cdot CK_out
- \cdot SH_out
- $\cdot RS_{out}$
- CP_out




Output Waveform Crosspoint/Level Setting

Measurement Diagram 4

• \$\phi\$ Output signal

 $\cdot \bar{\phi}$ Output signal




Test Circuit

DC Parameters

Pins marked with an asterisk (*) are test pins. Be sure to ground those input pins that are not used as test pins so that the logic is determined. Unless otherwise specified, bits of the same type are measured in the same way.


1. V_{IH}/V_{IL}

(1) Light load drive bits




Note 1: When measuring input pins, connect to GND those input pins that are not being measured.

(2) Heavy load drive bits




Note 2: Connect to GND those input pins that are not being measured.

2. V_{IK}




Note 1: When measuring input pins, connect to GND those input pins that are not being measured.

3. V_{OH} (Ο/φ)




Note 2: Connect to GND those input pins that are not being measured.

4. $V_{OH}(\bar{\phi})$




Note 1: Connect to GND those input pins that are not being measured.

5. V_{OL} (Ο/φ)




Note 2 Connect to GND those input pins that are not being measured.

6. $V_{OL}(\bar{\phi})$




Note 1: Connect to GND those input pins that are not being measured.

7. I_{IN}




Note 2: Connect to GND those input pins that are not being measured.

8. I_{CC}



Note 1: The input logic of the heavy load drive clock input pin (pin 6) is the same for HIGH or LOW.

9. ∆I_{CC}




Note 2: When measuring input pins, connect to GND (or to the power supply) those input pins that are not being measured.

AC Parameters


Pins marked with an asterisk (*) are test pins. Ground those input pins that are not being used as test pins so that the logic is determined. Unless otherwise specified, bits of the same type are measured in the same way.

10. Propagation Delay Time


(1) Light load drive bits



(2) Heavy load drive bits



Package Dimensions



Weight: 0.5 g (typ.)

Notes on Contents

1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

3. Timing Charts

Timing charts may be simplified for explanatory purposes.

4. Application Circuits

The application circuits shown in this document are provided for reference purposes only.

Thorough evaluation is required, especially at the mass production design stage.

To shiba does not grant any license to any industrial property rights by providing these examples of application circuits.

5. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

IC Usage Considerations

Notes on Handling of ICs

(1) The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.
Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.

- (2) Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
- (3) If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.

 Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
- (4) Do not insert devices in the wrong orientation or incorrectly. Make sure that the positive and negative terminals of power supplies are connected properly. Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion. In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.
- (5) Carefully select external components (such as inputs and negative feedback capacitors) and load components (such as speakers), for example, power amp and regulator.

 If there is a large amount of leakage current such as input or negative feedback condenser, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly.

Points to Remember on Handling of ICs

(1) Heat Radiation Design

In using an IC with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature (Tj) at any time and condition. These ICs generate heat even during normal use. An inadequate IC heat radiation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into considerate the effect of IC heat radiation with peripheral components.

(2) Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

18

RESTRICTIONS ON PRODUCT USE

060116EBA

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_c
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E