Integrated

## High Performance Communication Buffer

## General Description

The ICS91305I is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the REF input with the CLKOUT signal. It is designed to distribute high speed clocks in communication systems operating at speeds from 10 to 133 MHz .

ICS91305I is a zero delay buffer that provides synchronization between the input and output. The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than $+/-350 \mathrm{pS}$, the part acts as a zero delay buffer.

The ICS91305I comes in an eight pin 150 mil SOIC package. It has five output clocks. In the absence of REF input, will be in the power down mode. In this mode, the PLL is turned off and the output buffers are pulled low. Power down mode provides the lowest power consumption for a standby condition.

## Features

- Zero input - output delay
- Frequency range 10-133 MHz (3.3V)
- 5 V tolerant input REF
- High loop filter bandwidth ideal for Spread Spectrum applications.
- Less than 200 ps Jitter between outputs
- Skew controlled outputs
- Skew less than 250 ps between outputs
- Available in 8 pin 150 mil SOIC \& 173 mil TSSOP packages
- $3.3 \mathrm{~V} \pm 10 \%$ operation
- Supports industrial temperature range $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$


## Pin Configuration



8 pin SOIC \& TSSOP

## Block Diagram



## Pin Descriptions

| PIN NUMBER | PIN NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| 1 | REF $^{2}$ | IN | Input reference frequency, 5V tolerant input. |
| 2 | CLK2 $^{3}$ | OUT | Buffered clock output |
| 3 | CLK1 $^{3}$ | OUT | Buffered clock output |
| 4 | GND | PWR | Ground |
| 5 | CLK3 $^{3}$ | OUT | Buffered clock output |
| 6 | VDD | PWR | Power Supply (3.3V) |
| 7 | CLK4 $^{3}$ | OUT | Buffered clock output |
| 8 | CLKOUT $^{3}$ | OUT | Buffered clock output. Internal feedback on this pin |

Notes:

1. Guaranteed by design and characterization. Not subject to $100 \%$ test.
2. Weak pull-down
3. Weak pull-down on all outputs

## Absolute Maximum Ratings

| Supply Voltage | 7.0 V |
| :---: | :---: |
| Logic Inputs (Except REF) | GND -0.5 V to V ${ }_{\text {DD }}+0.5 \mathrm{~V}$ |
| Logic Input REF | GND -0.5 V to GND + 5.5 V |
| Ambient Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics at 3.3V

$\mathrm{V}_{\mathrm{DD}}=3.0-3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise stated

| DC Characteristics |  |  |  |  |  |  |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  |  |  | 0.8 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 |  |  | V |
| Input Low Current | $\mathrm{I}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 19 | 100.0 | $\mu \mathrm{~A}$ |
| Input High Current | $\mathrm{I}_{\mathrm{HH}}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |  | 0.10 | 250.0 | $\mu \mathrm{~A}$ |
| Output Low <br> Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
| Output High <br> Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2.4 | 2.9 |  | V |
| Power Down <br> Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | REF $=0 \mathrm{MHz}$ <br> Rupply Current | $\mathrm{I}_{\mathrm{DD}}$ | Unloaded oututs at 66.66 MHz <br> SEL inputs at $\mathrm{V}_{\mathrm{DD}}$ Or GND |  | 30.0 |

## Notes:

1. Guaranteed by design and characterization. Not subject to $100 \%$ test.
2. All Skew specifications are mesured with a $50 \Omega$ transmission line, load teminated with $50 \Omega$ to 1.4 V .
3. Duty cycle measured at 1.4 V .
4. Skew measured at 1.4 V on rising edges. Loading must be equal on outputs.

Switching Characteristics

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output period | t1 | With CL=30pF | $\begin{gathered} 100.00 \\ (10) \\ \hline \end{gathered}$ |  | $\begin{gathered} \hline 7.5 \\ (133) \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{ns} \\ (\mathrm{MHz}) \end{gathered}$ |
| Input period | t1 | With CL=30pF | $\begin{gathered} 100.00 \\ (10) \\ \hline \end{gathered}$ |  | $\begin{gathered} \hline 7.5 \\ (133) \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{ns} \\ (\mathrm{MHz}) \end{gathered}$ |
| Duty Cycle ${ }^{1}$ | Dt1 | Measured at 1.4 V ; CL=30pF | 40.0 | 50 | 60 | \% |
| Duty Cycle ${ }^{1}$ | Dt2 | Measured at VDD/2 Fout <66.6MHz | 45 | 50 | 55 | \% |
| Rise Time ${ }^{1}$ | tr1 | Measured between 0.8 V and 2.0 V : CL=30pF |  | 1.2 | 1.5 | ns |
| Fall Time ${ }^{1}$ | tf1 | Measured between 2.0 V and 0.8 V ; CL=30pF |  | 1.2 | 1.5 | ns |
| Delay, REF Rising Edge to CLKOUT Rising Edge ${ }^{1,2}$ | Dr1 | Measured at 1.4 V |  | 0 | $\pm 350$ | ps |
| Output to Output Skew ${ }^{1}$ | Tskew | All outputs equally loaded, CL=20pF |  |  | 250 | ps |
| Device to Device Skew ${ }^{1}$ | Tdsk-Tdsk | Measured at VDD/2 on the CLKOUT pins of devices |  | 0 | 700 | ps |
| Cycle to Cycle Jitter ${ }^{1}$ | Tcyc-Tcyc | Measured at 66.66 MHz , loaded outputs |  |  | 200 | ps |
| PLL Lock Time ${ }^{1}$ | $\mathrm{t}_{\text {Lock }}$ | Stable power supply, valid clock presented on REF pin |  |  | 1.0 | ms |
| Jitter; Absolute Jitter ${ }^{1}$ | Tjabs | $\begin{array}{\|l\|} \hline @ 10,000 \text { cycles } \\ C_{L}=30 \mathrm{pF} \\ \hline \end{array}$ | -200 | 70 | 200 | ps |
| Jitter; 1 - Sigma ${ }^{1}$ | Tj1s | @ 10,000 cycles $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  | 14 | 60 | ps |

## Notes:

1. Guaranteed by design and characterization. Not subject to $100 \%$ test.
2. REF input has a threshold voltage of 1.4 V
3. All parameters expected with loaded outputs

## Output to Output Skew

The skew between CLKOUT and the CLK(1-4) outputs is not dynamically adjusted by the PLL. Since CLKOUT is one of the inputs to the PLL, zero phase difference is maintained from REF to CLKOUT. If all outputs are equally loaded, zero phase difference will maintained from REF to all outputs.
If applications requiring zero output-output skew, all the outputs must equally loaded.
If the $\operatorname{CLK}(1-4)$ outputs are less loaded than CLKOUT, $\operatorname{CLK}(1-4)$ outputs will lead it; and if the CLK(1-4) is more loaded than CLKOUT, CLK(1-4) will lag the CLKOUT.
Since the CLKOUT and the CLK(1-4) outputs are identical, they all start at the same time, but different loads cause them to have different rise times and different times crossing the measurement thresholds.



REF input and CLK(1-4)
outputs loaded equally, with
CLKOUT Ioaded More.


REF input and CLK(1_4) outputs loaded equally, with CLKOUT loaded Less.

Timing diagrams with different loading configurations


| SYMBOL | In Millimeters COMMON DIMENSIONS |  | In Inches COMMON DIMENSIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 1.35 | 1.75 | . 0532 | . 0688 |
| A1 | 0.10 | 0.25 | . 0040 | . 0098 |
| B | 0.33 | 0.51 | . 013 | . 020 |
| C | 0.19 | 0.25 | . 0075 | . 0098 |
| D | SEE VARIATIONS |  | SEE VARIATIONS |  |
| E | 3.80 | 4.0 | . 1497 | . 1574 |
| e | 1.27 BASIC |  | 0.050 BASIC |  |
| H | 5.80 | 6.20 | . 2284 | . 2440 |
| h | 0.25 | 0.50 | . 010 | . 020 |
| L | 0.40 | 1.27 | . 016 | . 050 |
| N | SEE VARIATIONS |  | SEE VARIATIONS |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

VARIATIONS

| N | D mm. |  | D (inch) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| 8 | 4.80 | 5.00 | .1890 | .1968 |

150 mil (Narrow Body) SOIC

## Ordering Information

ICS91305yMILF-T
Example:



| 4.40 mm . Body, 0.65 mm . Pitch TSSOP (173 mil) <br> (25.6 mil) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SYMBOL | In Millimeters COMMON DIMENSIONS |  | In Inches COMMON DIMENSIONS |  |
|  | MIN | MAX | MIN | MAX |
| A | -- | 1.20 | -- | . 047 |
| A1 | 0.05 | 0.15 | . 002 | . 006 |
| A2 | 0.80 | 1.05 | . 032 | . 041 |
| b | 0.19 | 0.30 | . 007 | . 012 |
| c | 0.09 | 0.20 | . 0035 | . 008 |
| D | SEE VARIATIONS |  | SEE VARIATIONS |  |
| E | 6.40 BASIC |  | 0.252 BASIC |  |
| E1 | 4.30 | 4.50 | 169 | . 177 |
| e | 0.65 BASIC |  | 0.0256 BASIC |  |
| L | 0.45 | 0.75 | . 018 | . 030 |
| N | SEE VARIATIONS |  | SEE VARIATIONS |  |
| a | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |
| aaa | -- | 0.10 | -- | . 004 |

VARIATIONS

| N | D mm. |  | D (inch) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| 8 | 2.90 | 3.10 | .114 | .122 |

Reference Doc.: JEDEC Publication 95, MO-153

10-0035

## Ordering Information

ICS91305yGILF-T
Example:


Revision History

| Rev. | Issue Date | Description | Page \# |
| :---: | :---: | :--- | :---: |
| F | $6 / 3 / 2005$ | 1. Resized Electrical Characteristics Table. <br> 2. Updated LF Ordering Information from "Lead Free" to "RoHS Compliant". | $3,6,7$ |
|  |  |  |  |
|  |  |  |  |

