

Dual-Channel Digital Isolators, 5 kV ADuM2200/ADuM2201

FEATURES

High isolation voltage: 5000 V rms
Low power operation
5 V operation
1.6 mA per channel maximum @ 0 Mbps to 2 Mbps
3.7 mA per channel maximum @ 10 Mbps
3 V operation
1.4 mA per channel maximum @ 0 Mbps to 2 Mbps
2.4 mA per channel maximum @ 10 Mbps
Bidirectional communication
3 V/5 V level translation
High temperature operation: 105°C
High data rate: dc to 10 Mbps (NRZ)
Precise timing characteristics
3 ns maximum pulse width distortion
3 ns maximum channel-to-channel matching
High common-mode transient immunity: >25 kV/µs
16-lead SOIC wide body package (RoHS-compliant
models available)
Safety and regulatory approvals
UL recognition: 5000 V rms for 1 minute per UL 1577
(pending)
CSA Component Acceptance Notice #5A (pending)
IEC 60950-1: 600 V rms (reinforced)
IEC 60601-1: 250 V rms (reinforced)
VDE certificate of conformity (pending)
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
V _{IORM} = 846 V peak

APPLICATIONS

General-purpose, high voltage, multichannel isolation Medical equipment Power supplies

RS-232/RS-422/RS-485 transceiver isolation


GENERAL DESCRIPTION

The ADuM220x¹ are 2-channel digital isolators based on Analog Devices, Inc., *i*Coupler[®] technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics that are superior to alternatives such as optocoupler devices.


By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated with optocouplers. Typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple *i*Coupler digital interfaces and stable performance characteristics. The need for external drivers and other discrete components is eliminated with these *i*Coupler products. Furthermore, *i*Coupler devices run at one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The ADuM220x isolators provide two independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). The ADuM220x models operate with the supply voltage of either side ranging from 3.0 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier. In addition, the ADuM220x provide low pulse width distortion (<3 ns for BRWZ grade) and tight channel-tochannel matching (<3 ns for BRWZ grade). Unlike other optocoupler alternatives, the ADuM220x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/powerdown conditions.

¹ Protected by U.S. Patents 5,952,849, 6,873,065, 6,903,578, and 7,075,329; other patents pending.



FUNCTIONAL BLOCK DIAGRAMS



 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2008 Analog Devices, Inc. All rights reserved.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagrams	1
Revision History	2
Specifications	3
Electrical Characteristics—5 V Operation	3
Electrical Characteristics—3 V Operation	5
Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V Operation	7
Package Characteristics	10
Regulatory Information	10
Insulation and Safety-Related Specifications	10
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics	11
Recommended Operating Conditions	11

REVISION HISTORY

1/08—Revision 0: Initial Version

Absolute Maximum Ratings 1	12
ESD Caution 1	12
Pin Configurations and Function Descriptions 1	13
Typical Performance Characteristics 1	15
Applications Information 1	16
PC Board Layout 1	16
Propagation Delay-Related Parameters1	16
DC Correctness and Magnetic Field Immunity 1	16
Power Consumption 1	17
Insulation Lifetime 1	18
Outline Dimensions 1	19
Ordering Guide1	19

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V OPERATION¹

 $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}, 4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}.$ All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $T_A = 25^{\circ}$ C, $V_{DD1} = V_{DD2} = 5 \text{ V}.$

Table 1. Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS	Symbol		тур	IVIAX	Unit	
Input Supply Current, per Channel, Quiescent	la su co		0.4	0.8	mA	
Output Supply Current, per Channel, Quescent	DDI (Q)		0.4	0.8 0.6	mA	
ADuM2200, Total Supply Current, Two Channels ²	DDO (Q)		0.5	0.0	ma	
DC to 2 Mbps			1 2	1 7		DC to 1 MUE logic signal fragments
V _{DD1} Supply Current	DD1 (Q)		1.3	1.7	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current 10 Mbps (BR Grade Only)	DD2 (Q)		1.0	1.6	mA	DC to 1 MHz logic signal frequency
VDD1 Supply Current	DD1 (10)		3.5	4.6	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	DD2 (10)		1.7	2.8	mA	5 MHz logic signal frequency
ADuM2201, Total Supply Current, Two Channels ²						
DC to 2 Mbps						
V _{DD1} Supply Current	IDD1 (Q)		1.1	1.5	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	DD2 (Q)		1.3	1.8	mA	DC to 1 MHz logic signal frequency
10 Mbps (BR Grade Only)						
V _{DD1} Supply Current	DD1 (10)		2.6	3.4	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}		3.1	4.0	mA	5 MHz logic signal frequency
For All Models						
Input Currents	IIA, IIB	-10	+0.01	+10	μA	$0 V \leq V_{IA}$, $V_{IB} \leq V_{DD1}$ or V_{DD2}
Logic High Input Threshold	VIH	0.7 (V _{DD1} or V _{DD2})			V	
Logic Low Input Threshold	VIL			0.3 (V _{DD1} or V _{DD2})	V	
Logic High Output Voltages	Vоан	(V _{DD1} or V _{DD2}) – 0.1	5.0	V 002)	v	$I_{\text{Ox}} = -20 \; \mu\text{A}, V_{\text{Ix}} = V_{\text{IxH}}$
	V _{OBH}	(V _{DD1} or V _{DD2}) – 0.5	4.8		v	$I_{\text{Ox}} = -4 \text{ mA, } V_{\text{Ix}} = V_{\text{IxH}}$
Logic Low Output Voltages	VOAL		0.0	0.1	V	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
	VOBL		0.04	0.1	V	$I_{Ox} = 400 \ \mu A, V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
ADuM220xAR						
Minimum Pulse Width ³	PW			1000	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate⁴		1			Mbps	$C_{L} = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	tphl, tplh	20		150	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, t _{PLH} – t _{PHL} ⁵	PWD			40	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t _{PSK}			100	ns	$C_{L} = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching ⁷	tpskcd/od			50	ns	$C_{L} = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		10		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
ADuM220xBR						
Minimum Pulse Width ³	PW			100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ⁴		10			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	tphl, tplh	20		50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
	1 5	1		-		$C_L = 15 \text{ pF}$, CMOS signal levels

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Propagation Delay Skew ⁶	t _{PSK}			15	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁷	t pskcd			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing Directional Channels ⁷	t pskod			15	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		2.5		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
For All Models						
Common-Mode Transient Immunity at Logic High Output ⁸	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁸	CM⊾	25	35		kV/μs	VIx = 0 V, VCM = 1000 V, transient magnitude = 800 V
Refresh Rate	fr		1.2		Mbps	
Input Dynamic Supply Current, per Channel ⁹	IDDI (D)		0.19		mA/Mbps	
Output Dynamic Supply Current, per Channel ⁹	I _{DDO (D)}		0.05		mA/Mbps	

¹ All voltages are relative to their respective ground.

² The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total I_{DD1} and I_{DD2} supply currents as a function of data rate for ADuM2200 and ADuM2201 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁵ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{ix} signal to the 50% level of the rising edge of the V_{ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} and/or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

⁸ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 > 0.8 V_{DD2}$. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 < 0.8 V$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—3 V OPERATION¹

 $3.0 \text{ V} \le \text{V}_{\text{DD1}} \le 3.6 \text{ V}$, $3.0 \text{ V} \le \text{V}_{\text{DD2}} \le 3.6 \text{ V}$. All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{\text{DD1}} = V_{\text{DD2}} = 3.0 \text{ V}$.

Table 2. Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS	Symbol		тур	Ινίαλ	Unit	
Input Supply Current, per Channel, Quiescent	I _{DDI (Q)}		0.3	0.5	mA	
Output Supply Current, per Channel, Quiescent			0.3	0.5	mA	
ADuM2200, Total Supply Current, Two Channels ²	IDDO (Q)		0.5	0.5	шл	
DC to 2 Mbps						
	IDD1 (Q)		0.8	1.3	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}		0.7	1.0	mA	DC to 1 MHz logic signal frequency
10 Mbps (BR Grade Only)						
V _{DD1} Supply Current	I _{DD1 (10)}		2.0	3.2	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	IDD2 (10)		1.1	1.7	mA	5 MHz logic signal frequency
ADuM2201, Total Supply Current, Two Channels ²						5 5 1 7
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1 (Q)}		0.7	1.3	mA	DC to 1 MHz logic signal frequency
VDD2 Supply Current	I _{DD2} (Q)		0.8	1.6	mA	DC to 1 MHz logic signal frequency
10 Mbps (BR Grade Only)						
V _{DD1} Supply Current	IDD1 (10)		1.5	2.1	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}		1.9	2.4	mA	5 MHz logic signal frequency
For All Models						
Input Currents	I _{IA} , I _{IB}	-10	+0.01	+10	μA	$0 V \leq V_{IA}, V_{IB} \leq V_{DD1} \text{ or } V_{DD2}$
Logic High Input Threshold	VIH	0.7 (V _{DD1} or V _{DD2})			V	
Logic Low Input Threshold	VIL			0.3 (V _{DD1} or V _{DD2})	V	
Logic High Output Voltages	Voah	$(V_{DD1} \text{ or} V_{DD2}) - 0.1$	3.0		V	$I_{0x} = -20 \ \mu A, V_{1x} = V_{1xH}$
	Vовн	(V _{DD1} or V _{DD2}) - 0.5	2.8		V	$I_{0x} = -4 \text{ mA}, V_{1x} = V_{1xH}$
Logic Low Output Voltages	VOAL		0.0	0.1	V	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
	VOBL		0.04	0.1	V	$I_{Ox} = 400 \ \mu A$, $V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
ADuM220xAR						
Minimum Pulse Width ³	PW			1000	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ⁴		1			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	tphl, tplh	20		150	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, t _{PLH} - t _{PHL} ⁵	PWD			40	ns	C _L = 15 pF, CMOS signal levels
Propagation Delay Skew ⁶	t _{PSK}			100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching ⁷	t _{PSKCD/OD}			50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		10		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
ADuM220xBR						
Minimum Pulse Width ³	PW			100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ⁴		10			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	t _{PHL} , t _{PLH}	20		60	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, tplh -tphl ⁵	PWD			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels

Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t PSK			22	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁷	t pskcd			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing Directional Channels ⁷	t pskod			22	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		3.0		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
For All Models						
Common-Mode Transient Immunity at Logic High Output ⁸	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁸	CM∟	25	35		kV/μs	$V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	fr		1.1		Mbps	
Input Dynamic Supply Current, per Channel ⁹	I _{DDI (D)}		0.10		mA/Mbps	
Output Dynamic Supply Current, per Channel ⁹	IDDO (D)		0.03		mA/Mbps	

¹ All voltages are relative to their respective ground.

² The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total I_{DD1} and I_{DD2} supply currents as a function of data rate for ADuM2200 and ADuM2201 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁵ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{Ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the rising edge of the V_{Ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} and/or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

⁸ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION¹

5 V/3 V operation: $4.5 \text{ V} \le \text{V}_{\text{DD1}} \le 5.5 \text{ V}$, $3.0 \text{ V} \le \text{V}_{\text{DD2}} \le 3.6 \text{ V}$. 3 V/5 V operation: $3.0 \text{ V} \le \text{V}_{\text{DD1}} \le 3.6 \text{ V}$, $4.5 \text{ V} \le \text{V}_{\text{DD2}} \le 5.5 \text{ V}$. All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $\text{T}_{\text{A}} = 25^{\circ}\text{C}$; $\text{V}_{\text{DD1}} = 3.0 \text{ V}$, $\text{V}_{\text{DD2}} = 5 \text{ V}$; or $\text{V}_{\text{DD1}} = 5 \text{ V}$, $\text{V}_{\text{DD2}} = 3.0 \text{ V}$.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, per Channel, Quiescent	IDDI (Q)					
5 V/3 V Operation			0.4	0.8	mA	
3 V/5 V Operation			0.3	0.5	mA	
Output Supply Current, per Channel, Quiescent	DDO (Q)					
5 V/3 V Operation			0.3	0.5	mA	
3 V/5 V Operation			0.5	0.6	mA	
ADuM2200, Total Supply Current, Two Channels ²						
DC to 2 Mbps						
VDD1 Supply Current	DD1 (Q)					
5 V/3 V Operation			1.3	1.7	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			0.8	1.3	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}					
5 V/3 V Operation			0.7	1.0	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			1.0	1.6	mA	DC to 1 MHz logic signal frequency
10 Mbps (BR Grade Only)						
VDD1 Supply Current	DD1 (10)					
5 V/3 V Operation			3.5	4.6	mA	5 MHz logic signal frequenc
3 V/5 V Operation			2.0	3.2	mA	5 MHz logic signal frequenc
V _{DD2} Supply Current	I _{DD2 (10)}					
5 V/3 V Operation			1.1	1.7	mA	5 MHz logic signal frequenc
3 V/5 V Operation			1.7	2.8	mA	5 MHz logic signal frequenc
ADuM2201, Total Supply Current, Two Channels ²						
DC to 2 Mbps						
VDD1 Supply Current	IDD1 (Q)					
5 V/3 V Operation			1.1	1.5	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			0.7	1.3	mA	DC to 1 MHz logic signal frequency
VDD2 Supply Current	DD2 (Q)					
5 V/3 V Operation			0.8	1.6	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			1.3	1.8	mA	DC to 1 MHz logic signal frequency
10 Mbps (BR Grade Only)						
VDD1 Supply Current	I _{DD1 (10)}					
5 V/3 V Operation			2.6	3.4	mA	5 MHz logic signal frequency
3 V/5 V Operation			1.5	2.1	mA	5 MHz logic signal frequenc
V _{DD2} Supply Current	I _{DD2 (10)}					
5 V/3 V Operation			1.9	2.4	mA	5 MHz logic signal frequency
3 V/5 V Operation			3.1	4.0	mA	5 MHz logic signal frequence

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
For All Models						
Input Currents	IIA, IIB	-10	+0.01	+10	μA	$0 V \leq V_{IA}, V_{IB} \leq V_{DD1} \text{ or } V_{DD2}$
Logic High Input Threshold	VIH	0.7 (V _{DD1} or V _{DD2})			v	
Logic Low Input Threshold	VIL			0.3 (V _{DD1} or V _{DD2})	V	
Logic High Output Voltages	V _{оан} , V _{овн}	(V _{DD1} or V _{DD2}) – 0.1	(V _{DD1} or V _{DD2})		V	$I_{Ox} = -20 \ \mu A$, $V_{Ix} = V_{IxH}$
		(V _{DD1} or V _{DD2}) – 0.5	(V _{DD1} or V _{DD2}) – 0.2		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V_{OAL}, V_{OBL}		0.0	0.1	V	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
			0.04	0.1	V	$I_{Ox} = 400 \ \mu A$, $V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{lx} = V_{lxL}$
SWITCHING SPECIFICATIONS						
ADuM220xAR						
Minimum Pulse Width ³	PW			1000	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate⁴		1			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	tphl, tplh	15		150	ns .	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			40	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t _{PSK}			50	ns	$C_{L} = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching ⁷	t _{PSKCD/OD}			50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		10		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
ADuM220xBR						
Minimum Pulse Width ³	PW			100	ns	$C_{L} = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ⁴		10		100	Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	tphl, tplh	15		55	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD	15		3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature	1110		5	5	ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t _{PSK}		5	22	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁷	tряк			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing Directional Channels ⁷	t _{PSKOD}			22	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F					
5 V/3 V Operation			3.0		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
3 V/5 V Operation			2.5		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
5 V/3 V Operation			3.0		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
3 V/5 V Operation			2.5		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
For All Models						
Common-Mode Transient Immunity at Logic High Output ⁸	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁸	CML	25	35		kV/µs	$V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	fr					
5 V/3 V Operation			1.2		Mbps	
3 V/5 V Operation			1.1		Mbps	
Input Dynamic Supply Current, per Channel ⁹	I _{DDI (D)}					
5 V/3 V Operation			0.19		mA/Mbps	
3 V/5 V Operation			0.10		mA/Mbps	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output Dynamic Supply Current, per Channel ⁹	Iddo (d)					
5 V/3 V Operation			0.03		mA/Mbps	
3 V/5 V Operation			0.05		mA/Mbps	

¹ All voltages are relative to their respective ground.

² The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total I_{DD1} and I_{DD2} supply currents as a function of data rate for ADuM2200 and ADuM2201 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁵ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the rising edge of the V_{ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} and/or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 8 CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

PACKAGE CHARACTERISTICS

Table 4.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-to-Output) ¹	RI-O		10 ¹²		Ω	
Capacitance (Input-to-Output) ¹	CI-O		2.2		pF	f = 1 MHz
Input Capacitance ²	Cı		4.0		pF	
IC Junction-to-Case Thermal Resistance, Side 1	θ _{JCI}		33		°C/W	Thermocouple located at
IC Junction-to-Case Thermal Resistance, Side 2	θιco		28		°C/W	center of package underside

¹ Device considered a 2-terminal device: Pin 1 through Pin 8 are shorted together and Pin 9 through Pin 16 are shorted together. ² Input capacitance is from any input data pin to ground.

REGULATORY INFORMATION

The ADuM220x are approved by the organizations listed in Table 5. Refer to Table 10 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 5.

UL (Pending)	CSA (Pending)	VDE (Pending)
Recognized under the UL 1577 component recognition program ¹	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 ²
Double/reinforced insulation, 5000 V rms isolation voltage	Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 600 V rms (848 V peak) maximum working voltage	Reinforced insulation, 846 V peak
	Reinforced insulation per IEC 60601-1 250 V rms (353 V peak) maximum working voltage	
File E214100	File 205078	File 2471900-4880-0001

¹ In accordance with UL 1577, each ADuM220x is proof-tested by applying an insulation test voltage \geq 6000 V rms for 1 second (current leakage detection limit = 10 µA). ² In accordance with DIN V VDE V 0884-10, each ADuM220x is proof-tested by applying an insulation test voltage \geq 1590 V peak for 1 second (partial discharge detection limit = 5 pC). The asterisk (*) branded on the component designates DIN V VDE V 0884-10 approval.

INSULATION AND SAFETY-RELATED SPECIFICATIONS


Table 6.


Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		5000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	7.46 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	8.10 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	СТІ	>175	v	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by means of protective circuits. Note that the asterisk (*) branded on packages denotes DIN V VDE V 0884-10 approval for 846 V peak working voltage.

Table 7.				
Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 300 V rms			l to IV	
For Rated Mains Voltage ≤ 450 V rms			l to ll	
For Rated Mains Voltage ≤ 600 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree (DIN VDE 0110, Table 1)			2	
Maximum Working Insulation Voltage		VIORM	846	V peak
Input-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	Vpr	1590	V peak
Input-to-Output Test Voltage, Method A		VPR		
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC		1375	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC		1018	V peak
Highest Allowable Overvoltage	Transient overvoltage, $t_{TR} = 10$ seconds	VTR	6000	V peak
Safety-Limiting Values	Maximum value allowed in the event of a failure; see Figure 3			
Case Temperature		Ts	150	°C
Side 1 Current		I _{S1}	265	mA
Side 2 Current		I _{S2}	335	mA
Insulation Resistance at Ts	$V_{IO} = 500 \text{ V}$	Rs	>109	Ω





RECOMMENDED OPERATING CONDITIONS

Table 8.

1.010 01				
Parameter	Symbol	Min	Max	Unit
Operating Temperature	TA	-40	+105	°C
Supply Voltages ¹	V_{DD1}, V_{DD2}	3.0	5.5	V
Input Signal Rise and Fall Times			1.0	ms

¹ All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

ABSOLUTE MAXIMUM RATINGS

Table 9.

Parameter	Rating	
Storage Temperature (T _{ST})	–65°C to +150°C	
Ambient Operating Temperature (T _A)	–40°C to +105°C	
Supply Voltages (V _{DD1} , V _{DD2}) ¹	–0.5 V to +7.0 V	
Input Voltage (V_{IA} , V_{IB} , V_{IC} , V_{ID} , V_{E1} , V_{E2}) ^{1, 2}	-0.5 V to V _{DDI} + 0.5 V	
Output Voltage (V _{OA} , V _{OB} , V _{OC} , V _{OD}) ^{1, 2}	-0.5 V to V _{DDO} + 0.5 V	
Average Output Current per Pin ³		
Side 1 (I ₀₁)	–18 mA to +18 mA	
Side 2 (I _{O2})	–22 mA to +22 mA	
Common-Mode Transients ⁴	–100 kV/µs to +100 kV/µs	

¹ All voltages are relative to their respective ground.

 2 V_{\text{DDI}} and V_{\text{DDO}} refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.

³ See Figure 3 for maximum rated current values for various temperatures.
 ⁴ Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating can cause latch-up or permanent damage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 10. Maximum Continuous Working Voltage¹

Parameter	Max	Unit	Constraint
AC Voltage, Bipolar Waveform	565	V peak	50 year minimum lifetime
AC Voltage, Unipolar Waveform			
Reinforced Insulation	846	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10
DC Voltage			
Reinforced Insulation	846	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10

¹ Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.


Table 11. ADuM2200 Truth Table (Positive Logic)

VIA Input	V _{IB} Input	V _{DD1} State	V _{DD2} State	Voa Output	V _{OB} Output	Notes
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
н	L	Powered	Powered	н	L	
L	н	Powered	Powered	L	н	
х	Х	Unpowered	Powered	Н	Н	Outputs return to the input state within 1 μ s of V _{DDI} power restoration.
Х	Х	Powered	Unpowered	Indeterminate	Indeterminate	Outputs return to the input state within 1 μ s of V _{DDO} power restoration.

Table 12. ADuM2201 Truth Table (Positive Logic)

VIA Input	V _{IB} Input	V _{DD1} State	V _{DD2} State	Voa Output	Vob Output	Notes
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
н	L	Powered	Powered	н	L	
L	н	Powered	Powered	L	н	
Х	Х	Unpowered	Powered	Indeterminate	Н	Outputs return to the input state within 1 μ s of V _{DDI} power restoration.
Х	Х	Powered	Unpowered	Н	Indeterminate	Outputs return to the input state within 1 μs of V_{DDO} power restoration.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



 I. PIN 1 AND PIN 7 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND₁ IS RECOMMENDED.
 PIN 9 AND PIN 16 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND₂ IS RECOMMENDED.

Figure 4. ADuM2200 Pin Configuration

Table 13. ADuM2200 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	GND1	Ground 1. Ground reference for isolator Side 1.
2	NC	No internal connection.
3	V _{DD1}	Supply Voltage for Isolator Side 1, 3.0 V to 5.5 V.
4	VIA	Logic Input A.
5	VIB	Logic Input B.
6	NC	No internal connection.
7	GND ₁	Ground 1. Ground reference for isolator Side 1.
8	NC	No internal connection.
9	GND ₂	Ground 2. Ground reference for isolator Side 2.
10	NC	No internal connection.
11	NC	No internal connection.
12	Vob	Logic Output B.
13	V _{OA}	Logic Output A.
14	V _{DD2}	Supply Voltage for Isolator Side 2, 3.0 V to 5.5 V.
15	NC	No internal connection.
16	GND ₂	Ground 2. Ground reference for isolator Side 2.




Figure 5. ADuM2201 Pin Configuration

Table 14. A	DuM2201	Pin	Function	D	escriptions
-------------	---------	-----	----------	---	-------------

Pin No.	Mnemonic	Description
1	GND1	Ground 1. Ground reference for isolator Side 1.
2	NC	No internal connection.
3	V _{DD1}	Supply Voltage for Isolator Side 1, 3.0 V to 5.5 V.
4	Voa	Logic Output A.
5	V _{IB}	Logic Input B.
6	NC	No internal connection.
7	GND ₁	Ground 1. Ground reference for isolator Side 1.
8	NC	No internal connection.
9	GND ₂	Ground 2. Ground reference for isolator Side 2.
10	NC	No internal connection.
11	NC	No internal connection.
12	Vob	Logic Output B.
13	VIA	Logic Input A.
14	V _{DD2}	Supply Voltage for Isolator Side 2, 3.0 V to 5.5 V.
15	NC	No internal connection.
16	GND ₂	Ground 2. Ground reference for isolator Side 2.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Typical Input Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 7. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)






Figure 8. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)



APPLICATIONS INFORMATION pc board layout

The ADuM220x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 12). Bypass capacitors are most conveniently connected between Pin 1 and Pin 3 for V_{DD1} and between Pin 14 and Pin 16 for V_{DD2} . The capacitor value should be between 0.01 µF and 0.1 µF. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pin 3 and Pin 7 and between Pin 9 and Pin 14 should be considered unless the ground pair on each package side are connected close to the package.






In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the device's Absolute Maximum Ratings, thereby leading to latch-up or permanent damage.

PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the length of time it takes for a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to logic high.



Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs among channels within a single ADuM220x component.

Propagation delay skew refers to the maximum amount the propagation delay differs among multiple ADuM220x components operated under the same conditions.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent via the transformer to the decoder. The decoder is bistable and is therefore either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than ~1 μ s, a periodic set of refresh pulses indicative of the correct input state is sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than approximately 5 μ s, the input side is assumed to be without power or nonfunctional; in which case, the isolator output is forced to a default state (see Table 11 and Table 12) by the watchdog timer circuit.

The limitation on the ADuM220x magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM220x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt)\Sigma\pi r_n^2; n = 1, 2, \dots, N$$

where:

 β is the magnetic flux density (gauss). *N* is the number of turns in the receiving coil. r_n is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM220x and an imposed requirement that the induced voltage be at most 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 14.





Figure 14. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and was of the worst-case polarity), it would reduce the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM220x transformers. Figure 15 expresses these allowable current magnitudes as a function of frequency for selected distances. As can be seen, the ADuM220x is immune and can be affected only by extremely large currents operated at high frequency and very close to the component. For the 1 MHz example noted previously, one would have to place a 0.5 kA current 5 mm away from the ADuM220x to affect operation of the component.



Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces can induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

POWER CONSUMPTION

The supply current at a given channel of the ADuM220x isolator is a function of the supply voltage, the channel's data rate, and the channel's output load.

For each input channel, the supply current is given by

$I_{DDI} = I_{DDI(Q)}$	$f \le 0.5 f_r$
------------------------	-----------------

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$$
 $f > 0.5f$

For each output channel, the supply current is given by

$$I_{DDO} = I_{DDO(Q)}$$
 $f \le 0.5f$

 $I_{DDO} = (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}) \times (2f - f_r) + I_{DDO(Q)}$ $f > 0.5f_r$

where:

*I*_{DDI (D)}, *I*_{DDO (D)} are the input and output dynamic supply currents per channel (mA/Mbps).

 C_L is the output load capacitance (pF).

 V_{DDO} is the output supply voltage (V).

f is the input logic signal frequency (MHz, half of the input data rate, NRZ signaling).

 f_r is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$, $I_{DDO(Q)}$ are the specified input and output quiescent supply currents (mA).

To calculate the total I_{DD1} and I_{DD2} , the supply currents for each input and output channel corresponding to I_{DD1} and I_{DD2} are calculated and totaled. Figure 6 and Figure 7 provide perchannel supply currents as a function of data rate for an unloaded output condition. Figure 8 provides per-channel supply current as a function of data rate for a 15 pF output condition. Figure 9 through Figure 11 provide total I_{DD1} and I_{DD2} as a function of data rate for ADuM2200/ADuM2201 channel configurations.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM220x.


Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 10 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.


The insulation lifetime of the ADuM220x depends on the voltage waveform type imposed across the isolation barrier. The iCoupler insulation structure degrades at different rates, depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 16, Figure 17, and Figure 18 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50 year service life. The working voltages listed in Table 10 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross insulation voltage waveform that does not conform to Figure 17 or Figure 18 should be treated as a bipolar ac waveform and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 10.

Note that the voltage presented in Figure 17 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.






Fiaure	18.	DC	Waveform

٥v

OUTLINE DIMENSIONS



ORDERING GUIDE

Model	Number of Inputs, V _{DD1} Side	Number of Inputs, V _{DD2} Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 5 V (ns)	Maximum Pulse Width Distortion (ns)	Temperature Range	Package Description	Package Option
ADuM2200ARWZ ^{1, 2}	2	0	1	150	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2200BRWZ ^{1, 2}	2	0	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2201ARWZ ^{1,2}	1	1	1	150	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2201BRWZ ^{1, 2}	1	1	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16

¹ Tape and reel is available. The addition of an -RL suffix designates a 13" (1,000 units) tape and reel option.

 2 Z = RoHS Compliant Part.

NOTES

©2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07235-0-1/08(0)



www.analog.com