

n FEATURES

- Y Wide V_{CC} operation voltage : 2.4V ~ 5.5V
- Y Very low power consumption :
 - V_{CC} = 3.0V Operation current : 23mA (Max.) at 55ns
2mA (Max.) at 1MHz
 - Standby current : 0.1uA (Typ.) at 25°C
- V_{CC} = 5.0V Operation current : 55mA (Max.) at 55ns
10mA (Max.) at 1MHz
- Standby current : 0.6uA (Typ.) at 25°C
- Y High speed access time :
 - 55 55ns (Max.) at V_{CC} : 3.0~5.5V
 - 70 70ns (Max.) at V_{CC} : 2.7~5.5V
- Y Automatic power down when chip is deselected
- Y Easy expansion with CE2, CE1 and OE options
- Y Three state outputs and TTL compatible
- Y Fully static operation
- Y Data retention supply voltage as low as 1.5V

n DESCRIPTION

The BS62LV2006 is a high performance, very low power CMOS Static Random Access Memory organized as 262,144 by 8 bits and operates from a wide range of 2.4V to 5.5V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with typical CMOS standby current of 0.1uA at 3.0V/25°C and maximum access time of 55ns at 3.0V/85°C.

Easy memory expansion is provided by an active LOW chip enable (CE1), an active HIGH chip enable (CE2), and active LOW output enable (OE) and three-state output drivers.


The BS62LV2006 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS62LV2006 is available in DICE form, JEDEC standard 32 pin 450mil Plastic SOP, 8mmx13.4mm STSOP, 8mmx20mm TSOP and 36-ball BGA package.


n POWER CONSUMPTION

PRODUCT FAMILY	OPERATING TEMPERATURE	POWER DISSIPATION								PKG TYPE	
		STANDBY (I _{CCSB1} , Max)		Operating (I _{CC} , Max)							
		V _{CC} =5.0V	V _{CC} =3.0V	V _{CC} =5V			V _{CC} =3V				
		1MHz	10MHz	f _{Max.}	1MHz	10MHz	f _{Max.}	1MHz	10MHz	f _{Max.}	
BS62LV2006DC	Commercial +0°C to +70°C	6.0uA	0.7uA	9mA	29mA	53mA	1.5mA	9mA	22mA	DICE	
BS62LV2006HC										BGA-36-0608	
BS62LV2006SC										SOP-32	
BS62LV2006STC										STSOP-32	
BS62LV2006TC										TSOP-32	
BS62LV2006HI	Industrial -40°C to +85°C	20uA	2.0uA	10mA	30mA	55mA	2mA	10mA	23mA	BGA-36-0608	
BS62LV2006SI										SOP-32	
BS62LV2006STI										STSOP-32	
BS62LV2006TI										TSOP-32	

n PIN CONFIGURATIONS



n BLOCK DIAGRAM



Brilliance Semiconductor, Inc. reserves the right to change products and specifications without notice.

n PIN DESCRIPTIONS

Name	Function
A0-A17 Address Input	These 18 address inputs select one of the 262,144 x 8-bit in the RAM
CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input	$\overline{\text{CE1}}$ is active LOW and $\overline{\text{CE2}}$ is active HIGH. Both chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and is in standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{\text{WE}}$ is HIGH and $\overline{\text{OE}}$ is LOW, output data will be present on the DQ pins; when $\overline{\text{WE}}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{\text{OE}}$ is inactive.
DQ0-DQ7 Data Input/Output Ports	There 8 bi-directional ports are used to read data from or write data into the RAM.
V_{cc}	Power Supply
GND	Ground

n TRUTH TABLE

MODE	$\overline{\text{CE1}}$	$\overline{\text{CE2}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	I/O OPERATION	V_{cc} CURRENT
Not selected (Power Down)	H	X	X	X	High Z	$I_{\text{CCSB}}, I_{\text{CCSB1}}$
	X	L	X	X		
Output Disabled	L	H	H	H	High Z	I_{CC}
Read	L	H	H	L	D_{OUT}	I_{CC}
Write	L	H	L	X	D_{IN}	I_{CC}

n ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

SYMBOL	PARAMETER	RATING	UNITS
V_{TERM}	Terminal Voltage with Respect to GND	-0.5 ⁽²⁾ to 7.0	V
T_{BIAS}	Temperature Under Bias	-40 to +125	°C
T_{STG}	Storage Temperature	-60 to +150	°C
P_{T}	Power Dissipation	1.0	W
I_{OUT}	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. -2.0V in case of AC pulse width less than 30 ns.

n OPERATING RANGE

RANG	AMBIENT TEMPERATURE	V_{cc}
Commercial	0°C to + 70°C	2.4V ~ 5.5V
Industrial	-40°C to + 85°C	2.4V ~ 5.5V

n CAPACITANCE ⁽¹⁾ ($T_{\text{A}} = 25^{\circ}\text{C}$, $f = 1.0\text{MHz}$)

SYMBOL	PAMAMETER	CONDITIONS	MAX.	UNITS
C_{IN}	Input Capacitance	$V_{\text{IN}} = 0\text{V}$	6	pF
C_{IO}	Input/Output Capacitance	$V_{\text{IO}} = 0\text{V}$	8	pF

1. This parameter is guaranteed and not 100% tested.

n DC ELECTRICAL CHARACTERISTICS ($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

PARAMETER NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V_{CC}	Power Supply		2.4	--	5.5	V
V_{IL}	Input Low Voltage		-0.5 ⁽²⁾	--	0.8	V
V_{IH}	Input High Voltage		2.2	--	$V_{CC}+0.3^{(3)}$	V
I_{IL}	Input Leakage Current	$V_{CC} = \text{Max}$, $V_{IN} = 0\text{V}$ to V_{CC}	--	--	1	UA
I_{LO}	Output Leakage Current	$V_{CC} = \text{Max}$, $\overline{CE1} = V_{IH}$, $\overline{CE2} = V_{IL}$, or $\overline{OE} = V_{IH}$, $V_{I/O} = 0\text{V}$ to V_{CC}	--	--	1	UA
V_{OL}	Output Low Voltage	$V_{CC} = \text{Max}$, $I_{OL} = 2.0\text{mA}$	--	--	0.4	V
V_{OH}	Output High Voltage	$V_{CC} = \text{Min}$, $I_{OH} = -1.0\text{mA}$	2.4	--	--	V
$I_{CC}^{(5)}$	Operating Power Supply Current	$\overline{CE1} = V_{IL}$, $\overline{CE2} = V_{IH}$, $I_{DQ} = 0\text{mA}$, $f = F_{MAX}^{(4)}$	$V_{CC}=3.0\text{V}$	--	23	mA
			$V_{CC}=5.0\text{V}$	--	55	
I_{CC1}	Operating Power Supply Current	$\overline{CE1} = V_{IL}$, $\overline{CE2} = V_{IH}$, $I_{DQ} = 0\text{mA}$, $f = 1\text{MHz}$	$V_{CC}=3.0\text{V}$	--	2	mA
			$V_{CC}=5.0\text{V}$	--	10	
I_{CCSB}	Standby Current – TTL	$\overline{CE1} = V_{IH}$, or $\overline{CE2} = V_{IL}$, $I_{DQ} = 0\text{mA}$	$V_{CC}=3.0\text{V}$	--	0.5	mA
			$V_{CC}=5.0\text{V}$	--	1.0	
$I_{CCSB1}^{(6)}$	Standby Current – CMOS	$\overline{CE1} \geq V_{CC}-0.2\text{V}$ or $\overline{CE2} \leq 0.2\text{V}$, $V_{IN} \geq V_{CC}-0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$	$V_{CC}=3.0\text{V}$	--	0.1	uA
			$V_{CC}=5.0\text{V}$	--	0.6	

1. Typical characteristics are at $T_A=25^\circ\text{C}$ and not 100% tested.

2. Undershoot: -1.0V in case of pulse width less than 20 ns.

3. Overshoot: $V_{CC}+1.0\text{V}$ in case of pulse width less than 20 ns.

4. $F_{MAX}=1/t_{RC}$.

5. $I_{CC}(\text{MAX.})$ is 22mA/53mA at $V_{CC}=3.0\text{V}/5.0\text{V}$ and $T_A=70^\circ\text{C}$.

6. $I_{CCSB1}(\text{MAX.})$ is 0.7uA/6.0uA at $V_{CC}=3.0\text{V}/5.0\text{V}$ and $T_A=70^\circ\text{C}$.


n DATA RETENTION CHARACTERISTICS ($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V_{DR}	V_{CC} for Data Retention	$\overline{CE1} \geq V_{CC}-0.2\text{V}$ or $\overline{CE2} \leq 0.2\text{V}$, $V_{IN} \geq V_{CC}-0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$	1.5	--	--	V
$I_{CCDR}^{(3)}$	Data Retention Current	$\overline{CE1} \geq V_{CC}-0.2\text{V}$ or $\overline{CE2} \leq 0.2\text{V}$, $V_{IN} \geq V_{CC}-0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$	--	0.05	1.0	uA
t_{CDR}	Chip Deselect to Data Retention Time		0	--	--	ns
t_R	Operation Recovery Time	See Retention Waveform		$t_{RC}^{(2)}$	--	ns


1. $V_{CC}=1.5\text{V}$, $T_A=25^\circ\text{C}$ and not 100% tested.

2. t_{RC} = Read Cycle Time.

3. $I_{CCRD}(\text{MAX.})$ is 0.5uA at $T_A=70^\circ\text{C}$.

n LOW V_{CC} DATA RETENTION WAVEFORM (1) ($\overline{CE1}$ Controlled)



n LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)



n AC TEST CONDITIONS

(Test Load and Input/Output Reference)

Input Pulse Levels	Vcc / 0V
Input Rise and Fall Times	1V/ns
Input and Output Timing Reference Level	0.5Vcc
Output Load	$t_{CLZ}, t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{WHZ}$ $C_L = 5pF + 1TTL$ Others $C_L = 30pF + 1TTL$



1. Including jiq and scope capacitance.

n KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM "H" TO "L"	WILL BE CHANGE FROM "H" TO "L"
	MAY CHANGE FROM "L" TO "H"	WILL BE CHANGE FROM "L" TO "H"
	DON'T CARE ANY CHANGE PERMITTED	CHANGE : STATE UNKNOW
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE


n AC ELECTRICAL CHARACTERISTICS ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)

READ CYCLE


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	CYCLE TIME : 55ns (V _{CC} = 3.0~5.5V)			CYCLE TIME : 70ns (V _{CC} = 2.7~5.5V)			UNITS
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t _{AVAX}	t _{RC}	Read Cycle Time	55	--	--	70	--	--	ns
t _{AVQX}	t _{AA}	Address Access Time	--	--	55	--	--	70	ns
t _{E1LQV}	t _{AACS1}	Chip Select Access Time (CE1)	--	--	55	--	--	70	ns
t _{E2HQV}	t _{AACS2}	Chip Select Access Time (CE2)	--	--	55	--	--	70	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid	--	--	30	--	--	35	ns
t _{E1LQX}	t _{C LZ1}	Chip Select to Output Low Z (CE1)	10	--	--	10	--	--	ns
t _{E2HQX}	t _{C LZ2}	Chip Select to Output Low Z (CE2)	10	--	--	10	--	--	ns
t _{GLQX}	t _{O LZ}	Output Enable to Output Low Z	5	--	--	5	--	--	ns
t _{E1HQZ}	t _{C HZ1}	Chip Select to Output High Z (CE1)	--	--	30	--	--	35	ns
t _{E2LQZ}	t _{C HZ2}	Chip Select to Output High Z (CE2)	--	--	30	--	--	35	ns
t _{GHQZ}	t _{O HZ}	Output Enable to Output High Z	--	--	25	--	--	30	ns
t _{AVQX}	t _{OH}	Data Hold from Address Change	10	--	--	10	--	--	ns

n SWITCHING WAVEFORMS (READ CYCLE)


READ CYCLE 1 ^(1,2,4)



READ CYCLE 2 ^(1,3,4)



READ CYCLE 3 ^(1, 4)





NOTES:

1. WE is high in read Cycle.
 2. Device is continuously selected when $\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$.
 3. Address valid prior to or coincident with $CE1$ transition low and/or $CE2$ transition high.
 4. $OE = V_{IL}$.
 5. Transition is measured $\pm 500\text{mV}$ from steady state with $C_L = 5\text{pF}$.
- The parameter is guaranteed but not 100% tested.

n AC ELECTRICAL CHARACTERISTICS ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)
WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	CYCLE TIME : 55ns ($V_{CC} = 3.0\sim 5.5\text{V}$)			CYCLE TIME : 70ns ($V_{CC} = 2.7\sim 5.5\text{V}$)			UNITS
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t_{AVAX}	t_{WC}	Write Cycle Time	55	--	--	70	--	--	ns
t_{E1LWH}	t_{CW}	Chip Select to End of Write	55	--	--	70	--	--	ns
t_{AVWL}	t_{AS}	Address Set up Time	0	--	--	0	--	--	ns
t_{AVWH}	t_{AW}	Address Valid to End of Write	55	--	--	70	--	--	ns
t_{WLWH}	t_{WP}	Write Pulse Width	30	--	--	35	--	--	ns
t_{WHAX}	t_{WR1}	Write Recovery Time ($\overline{CE1}, \overline{WE}$)	0	--	--	0	--	--	ns
t_{E2LAX}	t_{WR2}	Write Recovery Time ($\overline{CE2}$)	0	--	--	0	--	--	ns
t_{WLQZ}	t_{WHZ}	Write to Output High Z	--	--	25	--	--	30	ns
t_{DVWH}	t_{DW}	Data to Write Time Overlap	25	--	--	30	--	--	ns
t_{WHDX}	t_{DH}	Data Hold from Write Time	0	--	--	0	--	--	ns
t_{GHQZ}	t_{OHZ}	Output Disable to Output in High Z	--	--	25	--	--	30	ns
t_{WHQX}	t_{OW}	End of Write to Output Active	5	--	--	5	--	--	ns

n SWITCHING WAVEFORMS (WRITE CYCLE)
WRITE CYCLE 1 ⁽¹⁾



WRITE CYCLE 2^(1,6)

NOTES:

1. WE must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3. t_{WR} is measured from the earlier of CE1 or WE going high or CE2 going low at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
6. OE is continuously low (OE = V_{IL}).
7. D_{OUT} is the same phase of write data of this write cycle.
8. D_{OUT} is the read data of next address.
9. If CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured $\pm 500\text{mV}$ from steady state with C_L = 5pF.

The parameter is guaranteed but not 100% tested.

11. t_{cw} is measured from the later of CE1 going low or CE2 going high to the end of write.


n ORDERING INFORMATION



Note:



BSI (Brilliance Semiconductor Inc.) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.

n PACKAGE DIMENSIONS







SOP -32



UNIT	INCH	MM
A	0.111±0.007	2.821±0.176
A1	0.009±0.005	0.229±0.127
A2	0.1055±0.0055	2.680±0.140
b	0.014 ~ 0.020	0.35 ~ 0.50
b1	0.014 ~ 0.018	0.35 ~ 0.46
c	0.006 ~ 0.012	0.15 ~ 0.32
c1	0.006 ~ 0.011	0.15 ~ 0.28
D	0.805±0.005	20.447±0.127
E	0.445±0.005	11.303±0.127
E1	0.555±0.013	14.097±0.305
e	0.050±0.006	1.270±0.152
L	0.033±0.010	0.834±0.25
L1	0.055±0.008	1.397±0.203
y	0.004 Max.	0.1 Max.
θ	0° ~ 10°	0° ~ 10°


n PACKAGE DIMENSIONS (continued)

STSOP - 32


UNIT SYMBOL	INCH	MM
A	0.0433± 0.004	1.10± 0.10
A1	0.004± 0.002	0.10± 0.05
A2	0.039± 0.002	1.00± 0.05
b	0.009± 0.002	0.22± 0.05
b1	0.008± 0.001	0.20± 0.03
c	0.004 ~ 0.008	0.10 ~ 0.21
c1	0.004 ~ 0.006	0.10 ~ 0.16
D	0.465± 0.004	11.80± 0.10
E	0.315± 0.004	8.00± 0.10
e	0.020± 0.004	0.50± 0.10
HD	0.528± 0.008	13.40± 0.20
L	0.0197 ^{+0.008} _{-0.004}	0.50 ^{+0.2} _{-0.1}
L1	0.0315± 0.004	0.80± 0.10
y	0.004 Max.	0.1 Max.
θ	0° ~ 8°	0° ~ 8°



SECTION A-A

TSOP - 32


UNIT SYMBOL	INCH	MM
A	0.0433± 0.004	1.10± 0.10
A1	0.004± 0.002	0.10± 0.05
A2	0.039± 0.002	1.00± 0.05
b	0.009± 0.002	0.22± 0.05
b1	0.008± 0.001	0.20± 0.03
c	0.004 ~ 0.008	0.10 ~ 0.21
c1	0.004 ~ 0.006	0.10 ~ 0.16
D	0.724± 0.004	18.40± 0.10
E	0.315± 0.004	8.00± 0.10
e	0.020± 0.004	0.50± 0.10
HD	0.787± 0.008	20.00± 0.20
L	0.0197 ^{+0.008} _{-0.004}	0.50 ^{+0.2} _{-0.1}
L1	0.0315± 0.004	0.80± 0.10
y	0.004 Max.	0.1 Max.
θ	0° ~ 8°	0° ~ 8°



SECTION A-A

PACKAGE DIMENSIONS (continued)

NOTES

- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.



BALL PITCH $e = 0.75$				
D	E	N	D1	E1
8.0	6.0	48	5.25	3.75


36 mini-BGA (6 x 8mm)

n Revision History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
1.2	Add Icc1 characteristic parameter Improve Iccsb1 spec. I-grade from 30uA to 20uA at 5.0V 5.0uA to 2.0uA at 3.0V C-grade from 10uA to 6.0uA at 5.0V 3.0uA to 0.7uA at 3.0V	Jan. 13, 2006	
1.3	Change I-grade operation temperature range - from -25°C to -40°C	May. 25, 2006	