



## CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08

# 1.8V 4K/8K/16K x 16 and 8K/16K x 8 MoBL<sup>®</sup> Dual-Port Static RAM

#### **Features**

- True dual-ported memory cells which allow simultaneous access of the same memory location
- 4/8/16K × 16 and 8/16K x 8 organization
- High-speed access: 35 ns
- Ultra Low operating power
- Active: I<sub>CC</sub> = 15 mA (typical) at 55 ns
   Active: I<sub>CC</sub> = 25 mA (typical) at 35 ns
- Standby:  $I_{SB3} = 2 \mu A$  (typical)
- Small footprint: Available in a 6x6 mm 100-pin Lead(Pb)-free fBGA
- Supports 1.8V, 2.5V, and 3.0V I/Os

- · Full asynchronous operation
- Automatic power-down
- Pin select for Master or Slave
- Expandable data bus to 32 bits with Master/Slave chip select when using more than one device
- · On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- · Input Read Registers and Output Drive Registers
- INT flag for port-to-port communication
- · Separate upper-byte and lower-byte control
- · Industrial temperature ranges

#### Selection Guide for 1.8V

	CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08 -35	CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08 -55	Unit
Maximum Access Time	35	55	ns
Typical Operating Current	25	15	mA
Typical Standby Current for I <sub>SB1</sub>	2	2	μΑ
Typical Standby Current for I <sub>SB3</sub>	2	2	μА

#### Selection Guide for 2.5V

	CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08 -35	CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08 -55	Unit
Maximum Access Time	35	55	ns
Typical Operating Current	39	28	mA
Typical Standby Current for I <sub>SB1</sub>	6	6	μΑ
Typical Standby Current for I <sub>SB3</sub>	4	4	μА

#### Selection Guide for 3.0V

	CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08 -35	CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08 -55	Unit
Maximum Access Time	35	55	ns
Typical Operating Current	49	42	mA
Typical Standby Current for I <sub>SB1</sub>	7	7	μΑ
Typical Standby Current for I <sub>SB3</sub>	6	6	μΑ

Cypress Semiconductor Corporation
Document #: 38-06081 Rev. \*F






Figure 1. Top Level Block Diagram<sup>[1,2]</sup>

#### Notes:

- A<sub>0</sub>-A<sub>11</sub> for 4K devices; A<sub>0</sub>-A<sub>12</sub> for 8K devices; A<sub>0</sub>-A<sub>13</sub> for 16K devices.
   BUSY is an output in master mode and an input in slave mode.



## Pin Configurations [3, 4, 5, 6, 7, 8]

#### 100-Ball 0.5-mm Pitch BGA **Top View** CYDM064A16/CYDM128A16/CYDM256A16

	1	2	3	4	5	6	7	8	9	10	
A	$A_{5R}$	A <sub>8R</sub>	A <sub>11R</sub>	$\overline{UB}_R$	$V_{SS}$	$\overline{\text{SEM}}_{R}$	I/O <sub>15R</sub>	I/O <sub>12R</sub>	I/O <sub>10R</sub>	$V_{SS}$	A
В	A <sub>3R</sub>	A <sub>4R</sub>	A <sub>7R</sub>	A <sub>9R</sub>	CE <sub>R</sub>	R/W <sub>R</sub>	ŌĒ <sub>R</sub>	V <sub>CC</sub>	I/O <sub>9R</sub>	I/O <sub>6R</sub>	В
С	A <sub>OR</sub>	A <sub>1R</sub>	$A_{2R}$	A <sub>6R</sub>	$\overline{LB}_R$	IRR1 <sup>[6]</sup>	I/O <sub>14R</sub>	I/O <sub>11R</sub>	I/O <sub>7R</sub>	V <sub>SS</sub>	С
D	ODR4	ODR2	BUSY <sub>R</sub>	$\overline{\text{INT}}_{\text{R}}$	A <sub>10R</sub>	A <sub>12R</sub> <sup>[3]</sup>	I/O <sub>13R</sub>	I/O <sub>8R</sub>	I/O <sub>5R</sub>	I/O <sub>2R</sub>	D
E	V <sub>SS</sub>	M/S	ODR3	ĪNT <sub>L</sub>	V <sub>SS</sub>	V <sub>SS</sub>	I/O <sub>4R</sub>	V <sub>CC</sub>	I/O <sub>1R</sub>	V <sub>SS</sub>	E
F	SFEN <sup>[8]</sup>	ODR1	BUSYL	$A_{1L}$	V <sub>CC</sub>	V <sub>SS</sub>	I/O <sub>3R</sub>	I/O <sub>0R</sub>	I/O <sub>15L</sub>	$V_{CC}$	F
G	ODR0	$A_{2L}$	$A_{5L}$	A <sub>12L</sub> <sup>[3]</sup>	ŌĒL	I/O <sub>3L</sub>	I/O <sub>11L</sub>	I/O <sub>12L</sub>	I/O <sub>14L</sub>	I/O <sub>13L</sub>	G
Н	A <sub>0L</sub>	$A_{4L}$	A <sub>9L</sub>	LB <sub>L</sub>	CEL	I/O <sub>1L</sub>	V <sub>CC</sub>	NC <sup>[7]</sup>	NC <sup>[7]</sup>	I/O <sub>10L</sub>	Н
J	$A_{3L}$	A <sub>7L</sub>	A <sub>10L</sub>	IRR0 <sup>[5]</sup>	V <sub>CC</sub>	V <sub>SS</sub>	I/O <sub>4L</sub>	I/O <sub>6L</sub>	I/O <sub>8L</sub>	I/O <sub>9L</sub>	J
K	A <sub>6L</sub>	A <sub>8L</sub>	A <sub>11L</sub>	UB <sub>L</sub>	SEML	$R/\overline{W}_L$	I/O <sub>0L</sub>	I/O <sub>2L</sub>	I/O <sub>5L</sub>	I/O <sub>7L</sub>	ĸ
	1	2	3	4	5	6	7	8	9	10	_

- Notes:

  3. A12L and A12R are NC pins for CYDM064A16.

  4. IRR functionality is not supported for the CYDM256A16 device.

  5. This pin is A13L for CYDM256A16 device.

  6. This pin is A13R for CYDM256A16 device.

  7. Leave this pin unconnected. No trace or power component can be connected to this pin.

  8. IRR functionality not supported for the CYDM256A16 device. Connect this pin to V<sub>CC</sub>.



Pin Configurations (continued)<sup>[7, 9, 10, 11,12, 13]</sup>

#### 100-Ball 0.5-mm Pitch BGA **Top View** CYDM064A08/CYDM128A08

	1	2	3	4	5	6	7	8	9	10	_
A	$A_{5R}$	A <sub>8R</sub>	A <sub>11R</sub>	VCC	$V_{SS}$	SEMR	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	A
В	A <sub>3R</sub>	A <sub>4R</sub>	A <sub>7R</sub>	A <sub>9R</sub>	CE <sub>R</sub>	$R\overline{W}_R$	ŌĒ <sub>R</sub>	V <sub>CC</sub>	V <sub>SS</sub>	I/O <sub>6R</sub>	В
С	A <sub>OR</sub>	A <sub>1R</sub>	$A_{2R}$	A <sub>6R</sub>	V <sub>SS</sub>	IRR1 <sup>[11]</sup>	V <sub>SS</sub>	V <sub>SS</sub>	I/O <sub>7R</sub>	V <sub>SS</sub>	С
D	ODR4	ODR2	BUSY <sub>R</sub>	ĪNT <sub>R</sub>	A <sub>10R</sub>	A <sub>12R</sub>	V <sub>SS</sub>	V <sub>SS</sub>	I/O <sub>5R</sub>	I/O <sub>2R</sub>	D
Е	V <sub>SS</sub>	M/S	ODR3	ĪNT <sub>L</sub>	V <sub>SS</sub>	V <sub>SS</sub>	I/O <sub>4R</sub>	V <sub>CC</sub>	I/O <sub>1R</sub>	V <sub>SS</sub>	E
F	SFEN <sup>[13]</sup>	ODR1	BUSYL	A <sub>1L</sub>	V <sub>CC</sub>	V <sub>SS</sub>	I/O <sub>3R</sub>	I/O <sub>0R</sub>	V <sub>SS</sub>	V <sub>CC</sub>	F
G	ODR0	$A_{2L}$	A <sub>5L</sub>	A <sub>12L</sub>	ŌEL	I/O <sub>3L</sub>	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	G
Н	$A_{0L}$	$A_{4L}$	A <sub>9L</sub>	VSS	CEL	I/O <sub>1L</sub>	V <sub>CC</sub>	NC <sup>[12]</sup>	NC <sup>[12]</sup>	$V_{SS}$	н
J	$A_{3L}$	A <sub>7L</sub>	A <sub>10L</sub>	IRR0 [10]	V <sub>CC</sub>	V <sub>SS</sub>	I/O <sub>4L</sub>	I/O <sub>6L</sub>	V <sub>SS</sub>	V <sub>SS</sub>	J
K	A <sub>6L</sub>	A <sub>8L</sub>	A <sub>11L</sub>	V <sub>CC</sub>	SEML	$R\overline{M}_L$	I/O <sub>0L</sub>	I/O <sub>2L</sub>	I/O <sub>5L</sub>	I/O <sub>7L</sub>	ĸ
	1	2	3	4	5	6	7	8	9	10	•

- 9. IRR functionality is not supported for the CYDM128A08 device.
  10. This pin is A13L for CYDM128A08 devices.
  11. This pin is A13R for CYDM128A08 devices.

- 12. Leave this pin unconnected. No trace or power component can be connected to this pin. 13. IRR functionality is not supported for the CYDM128A08. Connect this pin to V<sub>DD</sub>.



#### Pin Definitions

Left Port	Right Port	Description					
CEL	CE <sub>R</sub>	Chip Enable					
$R/\overline{W}_L$	R/W <sub>R</sub>	Read/Write Enable					
ŌĒL	<del>OE</del> <sub>R</sub>	Output Enable					
A <sub>0L</sub> -A <sub>13L</sub>	A <sub>0R</sub> -A <sub>13R</sub>	Address (A <sub>0</sub> -A <sub>11</sub> for 4K devices; A <sub>0</sub> -A <sub>12</sub> for 8K devices; A <sub>0</sub> -A <sub>13</sub> for 16K devices).					
I/O <sub>0L</sub> –I/O <sub>15L</sub>	I/O <sub>0R</sub> –I/O <sub>15R</sub>	Data Bus Input/Output for x16 devices; I/O <sub>0</sub> -I/O <sub>7</sub> for x8 devices.					
SEML	SEM <sub>R</sub>	Semaphore Enable					
UB <sub>L</sub>	<del>UB</del> <sub>R</sub>	Upper Byte Select (I/O <sub>8</sub> -I/O <sub>15</sub> for x16 devices; Not applicable for x8 devices).					
LB <sub>L</sub>	LB <sub>R</sub>	Lower Byte Select (I/O <sub>0</sub> -I/O <sub>7</sub> for x16 devices; Not applicable for x8 devices).					
ĪNT <sub>L</sub>	ĪNT <sub>R</sub>	Interrupt Flag					
BUSYL	BUSYR	Busy Flag					
IRR0	), IRR1	Input Read Register for CYDM064A16, CYDM064A08, CYDM128A16. A13L, A13R for CYDM256A16 and CYDM128A08 devices.					
ODRO	)-ODR4	Output Drive Register; These outputs are Open Drain.					
SI	EN	Special Function Enable					
M/S		Master or Slave Select					
V <sub>CC</sub>		Power					
GND		Ground					
1	NC	No Connect. Leave this pin Unconnected.					

#### **Functional Description**

CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08 are low-power CMOS 4K, 8K,16K x 16, and 8/16K x 8 dual-port static RAMs. Arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 16-bit dual-port static RAMs or multiple devices can be combined in order to function as a 32-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 32-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable ( $\overline{CE}$ ), Read or Write Enable (R/W), and Output Enable ( $\overline{OE}$ ). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a Chip Enable ( $\overline{CE}$ ) pin.

The CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08 are available in 100-ball 0.5-mm Pitch Ball Grid Array (BGA) packages.

#### **Power Supply**

The core and I/O voltages will be 1.8V/2.5V LVCMOS/3.0V LVTTL depending on the user's supply voltage. The supply voltage controls both the Core and I/O voltages.

#### **Write Operation**

Data <u>must</u> be set up for a duration of  $t_{SD}$  before the rising edge of R/W in order to guarantee <u>a</u> valid write. A write operation is controlled by either the R/W pin (see Write Cycle No. 1 waveform) or the CE pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized in *Table 1*.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port toppo after the data is presented on the other port.

#### **Read Operation**

When reading the device, the user must assert both the  $\overline{\text{OE}}$  and  $\overline{\text{CE}}$  pins. Data will be available  $t_{\text{ACE}}$  after  $\overline{\text{CE}}$  or  $t_{\text{DOE}}$  after  $\overline{\text{OE}}$  is asserted. If the user wishes to access a semaphore flag, then the  $\overline{\text{SEM}}$  pin must be asserted instead of the  $\overline{\text{CE}}$  pin, and  $\overline{\text{OE}}$  must also be asserted.

#### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (FFF for the CYDM064A16, 1FFF for the CYDM128A16 and CYDM064A08,



## CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08

3FFF for the CYDM256A16 and CYDM128A08) is the mailbox for the right port and the second-highest memory location (FFE for the CYDM064A16, 1FFE for the CYDM128A16 and CYDM064A08, 3FFE for the CYDM256A16 and CYDM128A08) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user-defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin. On power up, an initialization program should be run and the interrupts for both ports must be read to reset them.

The operation of the interrupts and their interaction with Busy are summarized in *Table 2*.

#### **Busy**

The CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08 provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within  $t_{PS}$  of each other, the busy logic will determine which port has access. If  $t_{PS}$  is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission.  $BU\underline{SY}$  will be asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after CE is taken LOW.

#### Master/Slave

A  $M/\overline{S}$  pin is provided in order to expand the word width by configuring the device as either a master or <u>a slave</u>. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled ( $t_{BLC}$  or  $t_{BLA}$ ), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the  $M/\overline{S}$  pin <u>allows</u> the device to be <u>used</u> as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

#### **Input Read Register**

The Input Read Register (IRR) captures the status of two external input devices that are connected to the Input Read pins.

The contents of the IRR read from address x0000 from either port. During reads from the IRR, DQ0 and DQ1 are valid bits and DQ<15:2> are don't care. Writes to address x0000 are not allowed from either port.

Address x0000 is not available for standard memory accesses when SFEN =  $V_{IL}$ . When SFEN =  $V_{IH}$ , address x0000 is available for memory accesses.

The inputs will be 1.8V/2.5V LVCMOS/3.0V LVTTL depending on the user's supply voltage. Refer to *Table 3* for Input Read Register operation.

#### **Output Drive Register**

The Output Drive Register (ODR) determines the state of up to five external binary state devices by providing a path to  $V_{SS}$  for the external circuit. These outputs are Open Drain.

The five external devices can operate at different voltages  $(1.5 \text{V} \le \text{V}_{DDIO} \le 3.5 \text{V})$  but the combined current cannot exceed 40 mA (8 mA max for each external device). The status of the ODR bits are set using standard write accesses from either port to address x0001 with a "1" corresponding to on and "0" corresponding to off.

The status of the ODR bits can <u>be read</u> with a standard read access to address x0001. When SFEN =  $V_{IL}$ , the ODR is active and address x0001 is not available for memory accesses. When SFEN =  $V_{IH}$ , the ODR is inactive and address x0001 can be used for standard accesses.

During reads and writes to ODR DQ<4:0> are valid and DQ<15:5> are don't care. Refer to *Table 4* for Output Drive Register operation.

#### **Semaphore Operation**

The CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08 provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value will be available t<sub>SWRD</sub> + t<sub>DOE</sub> after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting  $\overline{\text{SEM}}$  LOW. The  $\overline{\text{SEM}}$  pin functions as a chip select for the semaphore latches ( $\overline{\text{CE}}$  must remain HIGH during  $\overline{\text{SEM}}$  LOW).  $A_{0-2}$  represents the semaphore address.  $\overline{\text{OE}}$  and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. *Table 5* shows sample semaphore operations.

When reading a semaphore, all sixteen/eight data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{SPS}$  of each other, the semaphore will definitely be obtained by one side or the other, but there is no



guarantee which side will control the semaphore. On power-up, both ports should write "1" to all eight semaphores.

#### **Architecture**

The CYDM256A16. CYDM128A16. CYDM064A16. CYDM128A08, CYDM064A08 consist of an array of 4K, 8K, or 16K words of 16 dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). The CYDM064A08 and CYDM128A08 consist of an array of 8K and 16K words of 8 each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent

access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two Interrupt (INT) pins can be utilized for port-to-port communication. Two Semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The devices also have an automatic power-down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

Table 1. Non-Contending Read/Write

		Inp	uts			Outp	outs	
CE	R/W	OE	UB	LB	SEM	I/O <sub>8</sub> –I/O <sub>15</sub> <sup>[14]</sup>	I/O <sub>0</sub> -I/O <sub>7</sub>	Operation
Н	Х	Х	Х	Х	Н	High Z	High Z	Deselected: Power-down
Х	Х	Х	Н	Н	Н	High Z	High Z	Deselected: Power-down
L	L	Х	L	Н	Н	Data In	High Z	Write to Upper Byte Only
L	L	Χ	Η	L	Н	High Z	Data In	Write to Lower Byte Only
L	L	Х	L	L	Н	Data In	Data In	Write to Both Bytes
L	Н	L	L	Н	Н	Data Out	High Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High Z	Data Out	Read Lower Byte Only
L	Н	L	L	L	Н	Data Out	Data Out	Read Both Bytes
Х	Х	Н	Х	Х	Х	High Z	High Z	Outputs Disabled
Н	Н	Ц	Х	Х	L	Data Out	Data Out	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	Data Out	Data Out	Read Data in Semaphore Flag
Н	7	Х	Х	Х	L	Data In	Data In	Write D <sub>IN0</sub> into Semaphore Flag
Х		Х	Н	Н	L	Data In	Data In	Write D <sub>IN0</sub> into Semaphore Flag
L	Х	Х	L	Х	L			Not Allowed
L	Х	Х	Х	L	L			Not Allowed

Table 2. Interrupt Operation Example (Assumes  $BUSY_L = BUSY_R = HIGH)^{[15]}$ 

			Le	ft Port	Right Port					
Function	R/W <sub>L</sub>	CEL	OEL	A <sub>0L-13L</sub>	INT <sub>L</sub>	R/W <sub>R</sub>	CER	OE <sub>R</sub>	A <sub>0R-13R</sub>	INT <sub>R</sub>
Set Right INT <sub>R</sub> Flag	L	L	Χ	3FFF <sup>[18]</sup>	Х	Х	Χ	Х	Х	L <sup>[17]</sup>
Reset Right INT <sub>R</sub> Flag	Х	Χ	Χ	Х	Χ	Х	L	L	3FFF <sup>[18]</sup>	H <sup>[16]</sup>
Set Left INT <sub>L</sub> Flag	Х	Х	Х	Х	L <sup>[16]</sup>	L	L	Х	3FFE <sup>[18]</sup>	Х
Reset Left INT <sub>L</sub> Flag	Х	L	L	3FFE <sup>[18]</sup>	H <sup>[17]</sup>	Х	Х	Х	Х	Х

Table 3. Input Read Register Operation<sup>[19, 22]</sup>

SFEN	CE	R/W	OE	UB	LB	ADDR	I/O <sub>0</sub> -I/O <sub>1</sub>	I/O <sub>2</sub> -I/O <sub>15</sub>	Mode
Н	L	Н	L	L	L	x0000-Max	VALID <sup>[20]</sup>	VALID <sup>[20]</sup>	Standard Memory Access
L	L	Н	L	Х	L	x0000	VALID <sup>[21]</sup>	Х	IRR Read

- 14. This column applies to x16 devices only.

  15. See Interrupts Functional Description for specific highest memory locations by device.

  16. If BUSY<sub>R</sub> = L, then no change.

  17. If BUSY<sub>L</sub> = L, then no change.
- 18. See Functional Description for specific addresses by device.
- 10. <u>SEE I</u> without a Description of specific addresses by device.

  19. <u>SEEN</u> = VIL for IRR reads

  20. <u>UB</u> or LB = V<sub>IL</sub>. If LB = V<sub>IL</sub>, then DQ<7:0> are valid. If <u>UB</u> = V<sub>IL</sub> then DQ<15:8> are valid.

  21. <u>LB mu</u>st be active (LB = V<sub>IL</sub>) for these <u>bits</u> to be valid.

  22. <u>SFEN</u> active when either  $\overrightarrow{CE}_L = \overrightarrow{V}_{IL}$  or  $\overrightarrow{CE}_R = \overrightarrow{V}_{IL}$ . It is inactive when  $\overline{CE}_L = \overline{CE}_R = \overrightarrow{V}_{IL}$ .



### Table 4. Output Drive Register [25]

SFEN	CE	R/W	OE	UB	LB	ADDR	I/O <sub>0</sub> –I/O <sub>4</sub>	I/O <sub>5</sub> -I/O <sub>15</sub>	Mode
Н	L	Н	X <sup>[26]</sup>	L <sup>[23]</sup>	L <sup>[23]</sup>	x0000-Max	VALID <sup>[23]</sup>	VALID <sup>[23]</sup>	Standard Memory Access
L	L	L	Х	Х	L	x0001	VALID <sup>[24]</sup>	Х	ODR Write <sup>[25, 27]</sup>
L	L	Н	L	Х	L	x0001	VALID <sup>[24]</sup>	Х	ODR Read <sup>[25]</sup>

#### **Table 5. Semaphore Operation Example**

Function	I/O <sub>0</sub> -I/O <sub>15</sub> Left	I/O <sub>0</sub> -I/O <sub>15</sub> Right	Status
No action	1	1	Semaphore-free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore-free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore-free

Notes: 23.  $\underline{UB}$  or  $\underline{LB}$  =  $V_{\parallel L}$ . If  $\underline{LB}$  =  $V_{\parallel L}$ , then DQ<7:0> are valid. If  $\underline{UB}$  =  $V_{\parallel L}$  then DQ<15:8> are valid. 24.  $\underline{LB}$  must be active ( $\underline{LB}$  =  $V_{\parallel L}$ ) for these bits to be valid. 25.  $\underline{SFEN}$  =  $V_{\parallel L}$  for ODR reads and writes. 26. Output enable must be low ( $\overline{OE}$  =  $V_{\parallel L}$ ) during reads for valid data to be output. 27. During ODR writes data will also be written to the memory



## CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08

### Maximum Ratings<sup>[28]</sup>

(Above which the useful life may be impaired. For user guide-lines, not tested.)

Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied .....-55°C to +125°C

Supply Voltage to Ground Potential .....-0.5V to +3.3V

DC Voltage Applied to

Outputs in High-Z State.....-0.5V to V<sub>CC</sub> + 0.5V

DC Input Voltage<sup>[29]</sup>.....-0.5V to  $V_{CC}$  + 0.5V

Output Current into Outputs (LOW)	90 mA
Static Discharge Voltage	> 2000V
Latch-up Current	. > 200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	1.8V ± 100 mV 2.5V ± 100 mV 3.0V ± 300 mV
Industrial	–40°C to +85°C	1.8V ± 100 mV 2.5V ± 100 mV 3.0V ± 300 mV

### Electrical Characteristics for 1.8V Over the Operating Range

			CYI CYI CYI	OM256/ OM128/ OM064/ OM128/ OM064/	A16, A16, A08,	CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08			
			-35 -55		1	]			
Parameter	Description		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
$V_{OH}$	Output HIGH Voltage (I <sub>OH</sub> = –100 μA)		$V_{CC} - 0.2$			$V_{CC} - 0.2$			V
$V_{OL}$	Output LOW Voltage (I <sub>OL</sub> = 100 μA)				0.2			0.2	٧
V <sub>OL</sub> ODR	ODR Output LOW Voltage (I <sub>OL</sub> = 2 mA)				0.2			0.2	V
V <sub>IH</sub>	Input HIGH Voltage		1.2		V <sub>CC</sub> + 0.2	1.2		$V_{CC} + 0.2$	V
V <sub>IL</sub>	Input LOW Voltage		-0.2		0.4	-0.2		0.4	V
l <sub>oz</sub>	Output Leakage Current		-1		1	<b>–</b> 1		1	μА
I <sub>CEX</sub> ODR	ODR Output Leakage Current. V <sub>OUT</sub> = V <sub>CC</sub>		-1		1	-1		1	μА
I <sub>IX</sub>	Input Leakage Current		-1		1	-1		1	μА
Icc	Operating Current (V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA) Outputs Disabled	Ind.		25	40		15	25	mA
I <sub>SB1</sub>	Standby Current (Both Ports TTL Level) $\overline{CE}_L$ and $\overline{CE}_R \ge V_{CC} - 0.2$ , $\overline{SEM}_L = \overline{SEM}_R = \overline{SFEN}$ = $V_{CC} - 0.2$ , $f = f_{MAX}$	Ind.		2	6		2	6	μА
I <sub>SB2</sub>	Standby Current (One Port TTL Level) $\overline{CE}_L$   $\overline{CE}_R \ge V_{IH}$ , f = f <sub>MAX</sub>	Ind.		8.5	18		8.5	14	mA
I <sub>SB3</sub>	$ \begin{array}{l} \text{Standby Current (Both Ports CMOS Level)} \overline{\text{CE}}_L \\ \& \overline{\text{CE}}_R \geq \text{V}_{CC} - \text{0.2V}, \ \text{SEM}_L, \ \text{SEM}_R, \ \text{and} \\ \text{SFEN>V}_{CC} - \text{0.2V}, \ \text{f} = 0 \end{array} $	Ind.		2	6		2	6	μΑ
I <sub>SB4</sub>	$\frac{\text{Standby Current (One Port CMOS Level)}}{ CE_R \ge V_{IH}}, f = f_{MAX}^{[30]}$	Ind.		8.5	18		8.5	14	mA

#### Notes:

<sup>28.</sup> The voltage on any input or I/O pin can not exceed the power pin during power-up.

<sup>29.</sup> Pulse width < 20 ns.

<sup>30.</sup> f<sub>MAX</sub> = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SB3</sub>.



#### Electrical Characteristics for 2.5V Over the Operating Range

		C, C,	CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08			CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08		
			-35			-55		
Parameter	Description	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage (I <sub>OH</sub> = –2 mA)	2.0			2.0			V
$V_{OL}$	Output LOW Voltage (I <sub>OL</sub> = 2 mA)			0.4			0.4	V
V <sub>OL</sub> ODR	ODR Output LOW Voltage (I <sub>OL</sub> = 5 mA)			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	1.7		V <sub>CC</sub> + 0.3	1.7		V <sub>CC</sub> + 0.3	V
$V_{IL}$	Input LOW Voltage	-0.3		0.6	-0.3		0.6	V
I <sub>OZ</sub>	Output Leakage Current	<b>–</b> 1		1	-1		1	μА
I <sub>CEX</sub> ODR	ODR Output Leakage Current. V <sub>OUT</sub> = V <sub>CC</sub>	-1		1	-1		1	μА
I <sub>IX</sub>	Input Leakage Current	<b>–</b> 1		1	-1		1	μА
I <sub>CC</sub>	Operating Current (V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA) Outputs Disabled		39	55		28	40	mA
I <sub>SB1</sub>	$\begin{array}{ll} \text{Standby } \underline{\text{Current}} \; (\underline{\text{B}} \text{oth Ports TTL} & \text{Ind.} \\ \text{Level}) \; \underline{\text{CE}}_L \; \text{and } \underline{\text{CE}}_R \geq V_{CC} - 0.2, \\ \text{SEM} \; _L = \; \underline{\text{SEM}}_R = \; \underline{\text{SFEN}} = \\ V_{CC} - 0.2, \; \underline{\text{f=f}}_{MAX} & \end{array}$		6	8		6	8	μА
I <sub>SB2</sub>	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		21	30		18	25	mA
I <sub>SB3</sub>	$ \begin{array}{ll} \text{Standby Curre}\underline{\text{nt }}(\text{Bot}\underline{\text{h }} \text{Ports} \\ \text{CMOS Level}) \text{ CE}_L \& \text{ CE}_R \geq \\ \text{V}_{CC} - 0.2\text{V}, \text{ SEM}_L, \text{ SEM}_R, \text{ and} \\ \text{SFEN> V}_{CC} - 0.2\text{V}, \text{ f = 0} \end{array} $		4	6		4	6	μА
I <sub>SB4</sub>	$ \begin{array}{c} \text{Standby } \underline{\text{Current}} \text{ (One Port CMOS} \\ \text{Level) } \underline{\text{CE}_{L}} \text{   } \underline{\text{CE}_{R}} \geq V_{\text{IH}}, \text{ f} = f_{\text{MAX}}^{[30]} \\ \end{array} \text{ Ind. } $		21	30		18	25	mA

### Electrical Characteristics for 3.0V Over the Operating Range

		CYDM256A16, CYDM128A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08 CYDM064A08 CYDM064A08		16, 16, 08,				
Parameter	Description	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage (I <sub>OH</sub> = –2 mA)	2.1			2.1			V
V <sub>OL</sub>	Output LOW Voltage (I <sub>OL</sub> = 2 mA)			0.4			0.4	V
V <sub>OL</sub> ODR	ODR Output LOW Voltage (I <sub>OL</sub> = 8 mA)			0.5			0.5	V
V <sub>IH</sub>	Input HIGH Voltage	2.0		$V_{CC} + 0.2$	2.0		$V_{CC} + 0.2$	V
$V_{IL}$	Input LOW Voltage	-0.2		0.7	-0.2		0.7	V
I <sub>OZ</sub>	Output Leakage Current	<b>–</b> 1		1	-1		1	μΑ
I <sub>CEX</sub> ODR	ODR Output Leakage Current. V <sub>OUT</sub> = V <sub>CC</sub>	<b>–</b> 1		1	-1		1	μΑ
I <sub>IX</sub>	Input Leakage Current	<b>–</b> 1		1	-1		1	μΑ




### Electrical Characteristics for 3.0V Over the Operating Range (continued)


			C, C,	YDM256A YDM128A YDM064A YDM128A YDM064 <i>A</i>	\16, \16, \08,	C, C,	EYDM256A16, EYDM128A16, EYDM064A16, EYDM128A08, EYDM064A08		
				-35			-55		
Parameter	Description		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
I <sub>CC</sub>	Operating Current (V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA) Outputs Disabled	Ind.		49	70		42	60	mA
I <sub>SB1</sub>	$\begin{array}{l} \text{Standby } \underline{\text{Current}} \ (\underline{\text{B}} \text{oth Ports TTL} \\ \text{Level}) \ CE_L \ \text{and} \ CE_R \geq V_{CC} - 0.2, \\ \text{SEM}_L = \text{SEM}_R = \text{SFEN} = \\ V_{CC} - 0.2, \ f = f_{MAX} \end{array}$	Ind.		7	10		7	10	μА
I <sub>SB2</sub>	Standby Current (One Port TTL Level) $CE_L \mid CE_R \ge V_{IH}$ , $f = f_{MAX}$	Ind.		28	40		25	35	mA
I <sub>SB3</sub>	Standby Current (Both Ports CMOS Level) $CE_L \& CE_R \ge V_{CC} - 0.2V$ , $SEM_L$ , $SEM_R$ , and $SFEN > V_{CC} - 0.2V$ , $f = 0$	Ind.		6	8		6	8	μА
I <sub>SB4</sub>	Standby Current (One Port CMOS Level) $CE_L \mid CE_R \ge V_{IH}$ , $f = f_{MAX}^{[30]}$	Ind.		28	40		25	35	mA


### Capacitance<sup>[31]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , f = 1 MHz,	9	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.0V$	10	pF

#### **AC Test Loads and Waveforms**







#### (a) Normal Load (Load 1)

	3.0V/2.5V	1.8V
R1	1022Ω	13500Ω
R2	792Ω	10800Ω

## (b) Thévenin Equivalent (Load 1) ALL INPUT PULSES

90% 90% 10%

#### (c) Three-State Delay (Load 2)

(Used for  $t_{LZ},\,t_{HZ},\,t_{HZWE},$  and  $t_{LZWE}$  including scope and jig)

#### Note:

<sup>31.</sup> Tested initially and after any design or process changes that may affect these parameters.



### Switching Characteristics for 1.8V Over the Operating Range [32]

		CYDM <sup>2</sup> CYDM <sup>2</sup> CYDM <sup>2</sup>	256A16, 128A16, 064A16, 128A08, 064A08	CYDM <sup>2</sup> CYDM <sup>3</sup> CYDM <sup>3</sup>	256A16, 128A16, 064A16, 128A08, 064A08	
		-,	35			
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle	· ·				•	•
t <sub>RC</sub>	Read Cycle Time	35		55		ns
t <sub>AA</sub>	Address to Data Valid		35		55	ns
t <sub>OHA</sub>	Output Hold From Address Change	5		5		ns
t <sub>ACE</sub> <sup>[33]</sup>	CE LOW to Data Valid		35		55	ns
tnoe	OE LOW to Data Valid		20		30	ns
t <sub>LZOE</sub> [34, 35, 36]	OE Low to Low Z	5		5		ns
t <sub>HZOE</sub> [34, 35, 36]	OE HIGH to High Z		15		25	ns
t <sub>LZCE</sub> [34, 35, 36]	CE LOW to Low Z	5		5		ns
t <sub>HZCE</sub> [34, 35, 36]	CE HIGH to High Z		15		25	ns
t <sub>PU</sub> <sup>[36]</sup>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub> <sup>[36]</sup>	CE HIGH to Power-Down		35		55	ns
t <sub>ABE</sub> <sup>[33]</sup>	Byte Enable Access Time		35		55	ns
Write Cycle	,		•		l	
t <sub>WC</sub>	Write Cycle Time	35		55		ns
t <sub>SCE</sub> <sup>[33]</sup>	CE LOW to Write End	25		45		ns
t <sub>AW</sub>	Address Valid to Write End	25		45		ns
t <sub>HA</sub>	Address Hold From Write End	0		0		ns
t <sub>SA</sub> <sup>[33]</sup>	Address Set-up to Write Start	0		0		ns
t <sub>PWE</sub>	Write Pulse Width	25		40		ns
t <sub>SD</sub>	Data Set-up to Write End	20		30		ns
t <sub>HD</sub>	Data Hold From Write End	0		0		ns
t <sub>HZWE</sub> [35, 36]	R/W LOW to High Z		15		25	ns
t <sub>LZWE</sub> [35, 36]	R/W HIGH to Low Z	0		0		ns
t <sub>WDD</sub> <sup>[37]</sup>	Write Pulse to Data Delay		50		80	ns
t <sub>DDD</sub> <sup>[37]</sup>	Write Data Valid to Read Data Valid		40		65	ns
Busy Timing <sup>[38</sup>	3]		1	1	1	ı
t <sub>BLA</sub>	BUSY LOW from Address Match		25		45	ns
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch		25		45	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW		25		45	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH		25		45	ns

<sup>32.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>DD</sub>/2, input pulse levels of 0 to V<sub>DD</sub>, and output loading of the specified I<sub>OI</sub>/I<sub>OH</sub> and 30-pF load capacitance.

33. To access RAM, CE = L, UB = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire t<sub>SCE</sub> time.

<sup>34.</sup> At any given temperature and voltage condition for any given device,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZOE}$  is less than  $t_{LZOE}$ 

<sup>35.</sup> Test conditions used are Load 3.

<sup>36.</sup> This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

37. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

38. Test conditions used are Load 2.



## Switching Characteristics for 1.8V Over the Operating Range $^{[32]}$ (continued)

l		CYDM CYDM CYDM	256A16, 128A16, 064A16, 128A08, 1064A08	CYDM2 CYDM1 CYDM1 CYDM1 CYDM1		
			35			
Parameter	Description	Min.	Max.	Min.	Max.	Unit
t <sub>PS</sub>	Port Set-up for Priority	5		5		ns
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0		0		ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	20		35		ns
t <sub>BDD</sub> <sup>[39]</sup>	BUSY HIGH to Data Valid		25		40	ns
Interrupt Timing	38]					
t <sub>INS</sub>	INT Set Time		31		45	ns
t <sub>INR</sub>	INT Reset Time		31		45	ns
Semaphore Timi	ng					
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	10		15		ns
t <sub>SWRD</sub>	SEM Flag Write to Read Time	10		10		ns
t <sub>SPS</sub>	SEM Flag Contention Window	10		10		ns
t <sub>SAA</sub>	SEM Address Access Time		35		55	ns

### Switching Characteristics for 2.5V Over the Operating Range

		CYDM CYDM	256A16, 128A16, 064A16, 128A08, 064A08	CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08		
		-	35	-4		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle						
t <sub>RC</sub>	Read Cycle Time	35		55		ns
t <sub>AA</sub>	Address to Data Valid		35		55	ns
t <sub>OHA</sub>	Output Hold From Address Change	5		5		ns
t <sub>ACE</sub> <sup>[33]</sup>	CE LOW to Data Valid		35		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid		20		30	ns
t <sub>LZOE</sub> [34, 35, 36]	OE Low to Low Z	2		2		ns
t <sub>HZOE</sub> [34, 35, 36]	OE HIGH to High Z		15		25	ns
t <sub>LZCE</sub> [34, 35, 36]	CE LOW to Low Z	2		2		ns
t <sub>HZCE</sub> [34, 35, 36]	CE HIGH to High Z		15		25	ns
t <sub>PU</sub> <sup>[36]</sup>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub> <sup>[36]</sup>	CE HIGH to Power-Down		35		55	ns
t <sub>ABE</sub> <sup>[33]</sup>	Byte Enable Access Time		35		55	ns
Write Cycle			•		•	
t <sub>WC</sub>	Write Cycle Time	35		55		ns
t <sub>SCE</sub> <sup>[33]</sup>	CE LOW to Write End	25		45		ns

Notes:

 $<sup>39.\,</sup>t_{BDD}\,\text{is a calculated parameter and is the greater of }t_{WDD}-t_{PWE}\,\text{(actual)}\,\text{or}\,\,t_{DDD}-t_{SD}\,\text{(actual)}.$ 



### Switching Characteristics for 2.5V Over the Operating Range (continued)

		CYDM CYDM CYDM	256A16, 128A16, 1064A16, 128A08, 1064A08	CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08		
			-35			
Parameter	Description	Min.	Max.	Min.	Max.	Unit
t <sub>AW</sub>	Address Valid to Write End	25		45		ns
t <sub>HA</sub>	Address Hold From Write End	0		0		ns
t <sub>SA</sub> <sup>[33]</sup>	Address Set-up to Write Start	0		0		ns
t <sub>PWE</sub>	Write Pulse Width	25		40		ns
t <sub>SD</sub>	Data Set-up to Write End	20		30		ns
t <sub>HD</sub>	Data Hold From Write End	0		0		ns
t <sub>HZWE</sub> [35, 36]	R/W LOW to High Z		15		25	ns
t <sub>LZWE</sub> [35, 36]	R/W HIGH to Low Z	0		0		ns
t <sub>WDD</sub> <sup>[37]</sup>	Write Pulse to Data Delay		50		80	ns
t <sub>DDD</sub> [37]	Write Data Valid to Read Data Valid		40		65	ns
Busy Timing <sup>[38]</sup>			-1		•	•
t <sub>BLA</sub>	BUSY LOW from Address Match		25		45	ns
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch		25		45	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW		25		45	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH		25		45	ns
t <sub>PS</sub>	Port Set-up for Priority	5		5		ns
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0		0		ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	20		35		ns
t <sub>BDD</sub> <sup>[39]</sup>	BUSY HIGH to Data Valid		25		40	ns
Interrupt Timing	[38]		- 1		1	•
t <sub>INS</sub>	INT Set Time		31		45	ns
t <sub>INR</sub>	INT Reset Time		31		45	ns
Semaphore Tim	ing		•		•	•
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	10		15		ns
t <sub>SWRD</sub>	SEM Flag Write to Read Time	10		10		ns
t <sub>SPS</sub>	SEM Flag Contention Window	10		10		ns
t <sub>SAA</sub>	SEM Address Access Time		35		55	ns
	ı .			1	1	



### Switching Characteristics for 3.0V Over the Operating Range

Parameter			CYDM CYDM CYDM	256A16, 128A16, 064A16, 128A08, 064A08	CYDM CYDM CYDM	256A16, 128A16, 064A16, 128A08, 064A08	
Read Cycle   ItaC			-	35			
I <sub>AC</sub> Read Cycle Time         35         55           I <sub>AAA</sub> Address to Data Valid         35         55           I <sub>OHA</sub> Output Hold From Address Change         5         5           I <sub>ACE</sub> (33)         CE LOW to Data Valid         20         30           I <sub>ODE</sub> OE LOW to Data Valid         20         30           I <sub>LZOE</sub> (34, 35, 36)         OE LOW to Low Z         1         1           I <sub>LZCE</sub> (34, 35, 36)         OE HIGH to High Z         15         25           I <sub>LZCE</sub> (34, 35, 36)         CE LOW to Low Z         1         1           I <sub>LZCE</sub> (34, 35, 36)         CE LOW to Power-Up         0         0           I <sub>LZCE</sub> (34, 35, 36)         CE LOW to Power-Up         0         0           I <sub>LZCE</sub> (34)         CE LOW to Power-Up         0         0           I <sub>LDE</sub> (36)         CE LOW to Power-Down         35         55           I <sub>LDE</sub> (33)         Byte Enable Access Time         35         55           Write Cycle         Iiw         35         55           I <sub>LDE</sub> (33)         Byte Enable Access Time         35         55           I <sub>LDE</sub> (33)         Byte Enable Access Time         35         45           I <sub>LDE</sub> (33)         <	Parameter	Description	Min.	Max.	Min.	Max.	Unit
to the total part of the tota	Read Cycle						
Company   Comp	t <sub>RC</sub>	Read Cycle Time	35		55		ns
I <sub>ACE</sub> [33]         CE LOW to Data Valid         35         55           tool         OE LOW to Data Valid         20         30           t <sub>LZOE</sub> [34, 35, 36]         OE LOW to Low Z         1         1           t <sub>HZOE</sub> [34, 35, 36]         OE HIGH to High Z         15         25           t <sub>LZCE</sub> [34, 35, 36]         CE LOW to Low Z         1         1           t <sub>LZCE</sub> [34, 35, 36]         CE HIGH to High Z         15         25           t <sub>UZOE</sub> [34, 35, 36]         CE HIGH to Power-Up         0         0           t <sub>p0</sub> (36)         CE LOW to Power-Up         0         0           t <sub>p0</sub> (36)         CE HIGH to Power-Down         35         55           Write Cycle Time         35         55           Write Cycle Time         35         55           t <sub>MC</sub> Write Cycle Time         35         55           t <sub>SCE</sub> (33)         De Low to Write End         25         45           t <sub>MW</sub> Address Valid to Write End         25         45           t <sub>t<sub>M</sub></sub> Address Set-up to Write End         0         0           t <sub>SA</sub> (33)         Address Set-up to Write End         0         0           t <sub>SD</sub> Data Set-up to Write End	t <sub>AA</sub>	Address to Data Valid		35		55	ns
tDOE         OE LOW to Data Valid         20         30           t_LZOE[ <sup>34, 35, 36]</sup> OE Low to Low Z         1         1           t_LZOE[ <sup>34, 35, 36]</sup> OE HIGH to High Z         15         25           t_LZCE[ <sup>34, 35, 36]</sup> OE HIGH to High Z         1         1           t_LZCE[ <sup>34, 35, 36]</sup> CE LOW to Dower JD         0         0           t_LD[ <sup>36]</sup> CE HIGH to Power-Down         35         55           t_D[ <sup>36]</sup> CE HIGH to Power-Down         35         55           Write Cycle         Write Cycle Time         35         55           twc         Write Cycle Time         35         55           t <sub>SCE</sub> [ <sup>33]</sup> CE LOW to Write End         25         45           t <sub>SM</sub> Address Valid to Write End         25         45           t <sub>MA</sub> Address Hold From Write End         0         0           t <sub>SA</sub> ( <sup>33)</sup> Address Set-up to Write Start         0         0           t <sub>SA</sub> ( <sup>33)</sup> Address Set-up to Write End         20         30           t <sub>SA</sub> ( <sup>33)</sup> Address Set-up to Write End         20         30           t <sub>SD</sub> Data Hold From Write End         0         0         0	t <sub>OHA</sub>	Output Hold From Address Change	5		5		ns
tool         OE         LOW to Data Valid         20         30           t <sub>LZOE</sub> [34, 35, 36]         OE         Low to Low Z         1         1           t <sub>HZOE</sub> [34, 35, 36]         OE         HIGH to High Z         15         25           t <sub>LZCE</sub> [34, 35, 36]         CE         LOW to Low Z         1         1           t <sub>HZCE</sub> [34, 35, 36]         CE         HIGH to High Z         15         25           t <sub>HZCE</sub> [34, 35, 36]         CE         HIGH to High Z         15         25           t <sub>PU</sub> [36]         CE         HIGH to High Z         15         25           t <sub>PD</sub> [36]         CE         HIGH to Power-Down         35         55           Write Cycle         Write Cycle Time         35         55           Write Cycle         Write Cycle Time         35         55           t <sub>Soc</sub> [33]         Byte Enable Access Time         35         55           Write Cycle         Write Cycle Time         35         55           t <sub>ABC</sub> [33]         Byte Enable Access Time         35         55           Write Cycle         Time         35         45         45           t <sub>ABC</sub> [33]         Address Valid to Write End         25         45         45	t <sub>ACE</sub> [33]	CE LOW to Data Valid		35		55	ns
H <sub>1</sub> ZOE [ <sup>34, 35, 36]</sup> OE HIGH to High Z         15         25           t <sub>LZCE</sub> [ <sup>34, 35, 36]</sup> CE LOW to Low Z         1         1           t <sub>LZCE</sub> [ <sup>34, 35, 36]</sup> CE LOW to Power-Up         0         0           t <sub>PD</sub> [ <sup>36]</sup> CE LOW to Power-Up         0         0           t <sub>PD</sub> [ <sup>36]</sup> CE HIGH to Power-Down         35         55           Write Cycle           Wwite Cycle Time         35         55           Write Cycle Time         35         55           Www.         Write Cycle Time         25         45           t <sub>SCE</sub> [ <sup>33]</sup> CE LOW to Write End         25         45           t <sub>AW</sub> Address Valid to Write End         0         0           t <sub>AW</sub> Address Hold From Write End         0         0           t <sub>AW</sub> Write Pulse Width         25         40           t <sub>SD</sub> Data Set-up to Write End         0         0           t <sub>BD</sub> Data Hold From Write End         0         0           t <sub>BUS</sub> RW LOW to High Z         15         25           t <sub>LZWE</sub> [ <sup>35, 36]</sup> RW HIGH to Low Z         0 <td>t<sub>DOE</sub></td> <td>OE LOW to Data Valid</td> <td></td> <td>20</td> <td></td> <td>30</td> <td>ns</td>	t <sub>DOE</sub>	OE LOW to Data Valid		20		30	ns
t <sub>HZOE</sub> [ <sup>34, 35, 36]</sup> OE HIGH to High Z         15         25           t <sub>LZCE</sub> [ <sup>34, 35, 36]</sup> CE LOW to Low Z         1         1           t <sub>HZCE</sub> [ <sup>34, 35, 36]</sup> CE HIGH to High Z         15         25           t <sub>DU</sub> <sup>(36)</sup> CE LOW to Power-Up         0         0           t <sub>PD</sub> <sup>(36)</sup> CE HIGH to Power-Down         35         55           Write Cycle           t <sub>WC</sub> Write Cycle Time         35         55           t <sub>WC</sub> Write Cycle Time         25         45           t <sub>AB</sub> CE LOW to Write End         25         45           t <sub>AW</sub> Address Valid to Write End         25         45           t <sub>HA</sub> Address Hold From Write End         0         0           t <sub>SA</sub> <sup>(33)</sup> Address Set-up to Write Start         0         0           t <sub>PWE</sub> Write Pulse Width         25         40           t <sub>SD</sub> Data Set-up to Write End         0         0           t <sub>BUS</sub> 36         15         25           t <sub>LZWE</sub> Write Pulse to Data Delay         0         0           t <sub>BUD</sub> Write Pulse to Data Delay         50         80	t <sub>LZOE</sub> [34, 35, 36]	OE Low to Low Z	1		1		ns
I <sub>LZCE</sub> [ <sup>34</sup> , 35, 36]         CE LOW to Low Z         1         2         1         2         2         2         2	t <sub>HZOE</sub> [34, 35, 36]	OE HIGH to High Z		15		25	ns
I <sub>HZCE</sub> [ <sup>34, 35, 36]</sup> CE HIGH to High Z         15         25           I <sub>D</sub> ( <sup>36)</sup> CE LOW to Power-Up         0         0           I <sub>D</sub> ( <sup>36)</sup> CE HIGH to Power-Down         35         55           I <sub>ABE</sub> ( <sup>33)</sup> Byte Enable Access Time         35         55           Write Cycle           I <sub>WC</sub> Write Cycle Time         35         55           I <sub>SCE</sub> ( <sup>33)</sup> CE LOW to Write End         25         45           I <sub>SCE</sub> ( <sup>33)</sup> CE LOW to Write End         25         45           I <sub>HA</sub> Address Valid to Write End         0         0           I <sub>SA</sub> ( <sup>33)</sup> Address Hold From Write End         0         0           I <sub>SA</sub> ( <sup>33)</sup> Address Set-up to Write Start         0         0           I <sub>SA</sub> ( <sup>33)</sup> Address Set-up to Write End         25         40           I <sub>SD</sub> Data Set-up to Write End         20         30           I <sub>SD</sub> Data Hold From Write End         0         0           I <sub>HU</sub> Data Hold From Write End         0         0           I <sub>HU</sub> Data Hold From Write End         0         0           I <sub>HU</sub> Data Set-up to Write End         0	t <sub>LZCE</sub> [34, 35, 36]	CE LOW to Low Z	1		1		ns
tpU[36]         CE LOW to Power-Up         0         0           tpD[36]         CE HIGH to Power-Down         35         55           tABE         Table Fig. 133         Byte Enable Access Time         35         55           Write Cycle         Use Enable Access Time         35         55           Write Cycle         Use CE LOW to Write End         25         45           two         Write Cycle Time         35         55           two         Write Cycle Time         35         55           two         Write Cycle Time         35         55           Write Cycle         Write Cycle Time         35         55           tycc         Write Cycle Time         35         55           tycc         Write Cycle Time         35         55           tycc         Write Cycle Time         35         55           tym         Address Cycle Time         35         55         45           tym         Address Math         25         40	t <sub>HZCE</sub> [34, 35, 36]	CE HIGH to High Z		15		25	ns
tpD[36]         CE HIGH to Power-Down         35         55           t_ABE[33]         Byte Enable Access Time         35         55           Write Cycle         two Write Cycle Time         35         55           two         Write Cycle Time         35         55           t_WC         Write Cycle Time         35         55           t_WC         Write Cycle Time         35         55           t_WC         Write Cycle Time         35         55           t_CX         45         45         45           t_CX         45         45         45           t_AW         Address Valid to Write End         25         45         45           t_HA         Address Set-up to Write End         0<		CE LOW to Power-Up	0		0		ns
t <sub>ABE</sub> <sup>[33]</sup> Byte Enable Access Time         35         55           Write Cycle         twc         Write Cycle Time         35         55           t <sub>SCE</sub> <sup>[33]</sup> CE LOW to Write End         25         45           t <sub>AW</sub> Address Valid to Write End         25         45           t <sub>HA</sub> Address Hold From Write End         0         0           t <sub>SA</sub> <sup>[33]</sup> Address Set-up to Write Start         0         0           t <sub>PWE</sub> Write Pulse Width         25         40           t <sub>SD</sub> Data Set-up to Write End         20         30           t <sub>HD</sub> Data Hold From Write End         0         0           t <sub>HD</sub> Data Hold From Write End         0         0           t <sub>HZWE</sub> <sup>[35, 36]</sup> R/W LOW to High Z         15         25           t <sub>LZWE</sub> <sup>[35, 36]</sup> R/W HIGH to Low Z         0         0         0           t <sub>WDD</sub> <sup>[37]</sup> Write Pulse to Data Delay         50         80           t <sub>DDD</sub> <sup>[37]</sup> Write Data Valid to Read Data Valid         40         65           Busy Timing <sup>[38]</sup> 45         45           t <sub>BLA</sub> BUSY LOW from Address Mismatch         25         45		CE HIGH to Power-Down		35		55	ns
Write Cycle         twc         Write Cycle Time         35         55           t <sub>SCE</sub> [33]         CE LOW to Write End         25         45           t <sub>AW</sub> Address Valid to Write End         25         45           t <sub>HA</sub> Address Hold From Write End         0         0           t <sub>BA</sub> [33]         Address Set-up to Write Start         0         0           t <sub>PWE</sub> Write Pulse Width         25         40           t <sub>SD</sub> Data Set-up to Write End         20         30           t <sub>HD</sub> Data Hold From Write End         0         0           t <sub>HZWE</sub> [35, 36]         R/W LOW to High Z         15         25           t <sub>LZWE</sub> [35, 36]         R/W HIGH to Low Z         0         0         0           t <sub>WDD</sub> [37]         Write Pulse to Data Delay         50         80           t <sub>DDD</sub> [37]         Write Data Valid to Read Data Valid         40         65           Busy Timing[38]         45         45         45           t <sub>BLA</sub> BUSY LOW from Address Match         25         45           t <sub>BHA</sub> BUSY HIGH from CE LOW         25         45           t <sub>BHC</sub> BUSY HIGH from CE HIGH         25         45		Byte Enable Access Time		35		55	ns
twc         Write Cycle Time         35         55           t <sub>SCE</sub> <sup>[33]</sup> CE LOW to Write End         25         45           t <sub>AW</sub> Address Valid to Write End         25         45           t <sub>HA</sub> Address Hold From Write End         0         0           t <sub>SA</sub> <sup>[33]</sup> Address Set-up to Write End         0         0           t <sub>PWE</sub> Write Pulse Width         25         40           t <sub>SD</sub> Data Set-up to Write End         20         30           t <sub>HD</sub> Data Hold From Write End         0         0           t <sub>HD</sub> Data Hold From Write End         0         0           t <sub>HD</sub> Data Hold From Write End         0         0           t <sub>HD</sub> Data Hold From Write End         0         0           t <sub>HD</sub> Data Hold From Write End         0         0           t <sub>HD</sub> 15         25         25           t <sub>LZWE</sub> <sup>[35, 36]</sup> R/W HIGH to Low Z         0         0           t <sub>WDD</sub> <sup>[37]</sup> Write Pulse to Data Delay         50         80           t <sub>DDD</sub> <sup>[37]</sup> Write Data Valid to Read Data Valid         40         65           Busy Timing <sup>[38]</sup> 45		1		L	L		ı
tsce 33          CE LOW to Write End         25         45           tsw         Address Valid to Write End         25         45           tha         Address Hold From Write End         0         0           tha         Address Set-up to Write Start         0         0           tpwE         Write Pulse Width         25         40           tsD         Data Set-up to Write End         20         30           thD         Data Hold From Write End         0         0           thD         Data Hold From Write End         0         0           thZWE  35, 36          R/W LOW to High Z         15         25           t_LZWE  35, 36          R/W HIGH to Low Z         0         0           twopol  37          Write Pulse to Data Delay         50         80           tbDD  37          Write Data Valid to Read Data Valid         40         65           Busy Timing  38            tbLA         BUSY LOW from Address Mismatch         25         45           tbHA         BUSY HIGH from Address Mismatch         25         45           tbLC         BUSY LOW from CE LOW         25         45           tbHC         BUSY HIGH from CE HIGH         25         45	t <sub>WC</sub>	Write Cycle Time	35		55		ns
tAW       Address Valid to Write End       25       45         tHAA       Address Hold From Write End       0       0         tSA[33]       Address Set-up to Write Start       0       0         tPWE       Write Pulse Width       25       40         tSD       Data Set-up to Write End       20       30         tHD       Data Hold From Write End       0       0         tHZWE [35, 36]       RW LOW to High Z       15       25         tLZWE [35, 36]       RW HIGH to Low Z       0       0         tWDD [37]       Write Pulse to Data Delay       50       80         tDDD [37]       Write Data Valid to Read Data Valid       40       65         Busy Timing [38]         tBLA       BUSY LOW from Address Match       25       45         tBHA       BUSY HIGH from Address Mismatch       25       45         tBLC       BUSY LOW from CE LOW       25       45         tBHC       BUSY HIGH from CE HIGH       25       45         tPS       Port Set-up for Priority       5       5         tWB       RW HIGH after BUSY (Slave)       0       0	t <sub>SCF</sub> <sup>[33]</sup>	CE LOW to Write End	25		45		ns
t <sub>HA</sub> Address Hold From Write End         0         0           t <sub>SA</sub> <sup>[33]</sup> Address Set-up to Write Start         0         0           t <sub>PWE</sub> Write Pulse Width         25         40           t <sub>SD</sub> Data Set-up to Write End         20         30           t <sub>HD</sub> Data Hold From Write End         0         0           t <sub>HZWE</sub> <sup>[35, 36]</sup> R/W LOW to High Z         15         25           t <sub>LZWE</sub> <sup>[35, 36]</sup> R/W HIGH to Low Z         0         0           t <sub>WDD</sub> <sup>[37]</sup> Write Pulse to Data Delay         50         80           t <sub>DDD</sub> <sup>[37]</sup> Write Data Valid to Read Data Valid         40         65           Busy Timing <sup>[38]</sup> 15         25         45           t <sub>BLA</sub> BUSY LOW from Address Match         25         45           t <sub>BHA</sub> BUSY HIGH from Address Mismatch         25         45           t <sub>BLC</sub> BUSY LOW from CE LOW         25         45           t <sub>BHC</sub> BUSY HIGH from CE HIGH         25         45           t <sub>PS</sub> Port Set-up for Priority         5         5           t <sub>WB</sub> R/W HIGH after BUSY (Slave)         0         0		Address Valid to Write End	25		45		ns
t <sub>SA</sub> <sup>[33]</sup> Address Set-up to Write Start         0           t <sub>PWE</sub> Write Pulse Width         25         40           t <sub>SD</sub> Data Set-up to Write End         20         30           t <sub>HD</sub> Data Hold From Write End         0         0           t <sub>HZWE</sub> <sup>[35, 36]</sup> RW LOW to High Z         15         25           t <sub>LZWE</sub> <sup>[35, 36]</sup> RW HIGH to Low Z         0         0           t <sub>WDD</sub> <sup>[37]</sup> Write Pulse to Data Delay         50         80           t <sub>DDD</sub> <sup>[37]</sup> Write Data Valid to Read Data Valid         40         65           Busy Timing <sup>[38]</sup> 50         45         45           t <sub>BHA</sub> BUSY LOW from Address Match         25         45           t <sub>BHA</sub> BUSY HIGH from Address Mismatch         25         45           t <sub>BLC</sub> BUSY LOW from CE LOW         25         45           t <sub>BHC</sub> BUSY HIGH from CE HIGH         25         45           t <sub>PS</sub> Port Set-up for Priority         5         5           t <sub>WB</sub> RW HIGH after BUSY (Slave)         0         0		Address Hold From Write End	0		0		ns
tpWE         Write Pulse Width         25         40           tsD         Data Set-up to Write End         20         30           thD         Data Hold From Write End         0         0           thZWE <sup>[35, 36]</sup> RW LOW to High Z         15         25           t_ZWE <sup>[35, 36]</sup> RW HIGH to Low Z         0         0           twopb <sup>[37]</sup> Write Pulse to Data Delay         50         80           tbDD <sup>[37]</sup> Write Data Valid to Read Data Valid         40         65           Busy Timing <sup>[38]</sup> 50         45         45           tBLA         BUSY LOW from Address Mismatch         25         45           tBLA         BUSY HIGH from Address Mismatch         25         45           tBLC         BUSY LOW from CE LOW         25         45           tBHC         BUSY HIGH from CE HIGH         25         45           tps         Port Set-up for Priority         5         5           twB         R/W HIGH after BUSY (Slave)         0         0		Address Set-up to Write Start	0		0		ns
t <sub>SD</sub> Data Set-up to Write End         20         30           t <sub>HD</sub> Data Hold From Write End         0         0           t <sub>HZWE</sub> [35, 36]         R/W LOW to High Z         15         25           t <sub>LZWE</sub> [35, 36]         R/W HIGH to Low Z         0         0           t <sub>WDD</sub> [37]         Write Pulse to Data Delay         50         80           t <sub>DDD</sub> [37]         Write Data Valid to Read Data Valid         40         65           Busy Timing [38]         15         15         25         45           t <sub>BLA</sub> BUSY LOW from Address Match         25         45		·	25		40		ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Data Set-up to Write End	20		30		ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		'					ns
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		R/W LOW to High Z		15		25	ns
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	t <sub>1,7,1/</sub> [35, 36]	<u> </u>	0		0		ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	twpp <sup>[37]</sup>	Write Pulse to Data Delay		50		80	ns
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	t <sub>DDD</sub> <sup>[37]</sup>	,		40			ns
t <sub>BLA</sub> BUSY LOW from Address Match         25         45           t <sub>BHA</sub> BUSY HIGH from Address Mismatch         25         45           t <sub>BLC</sub> BUSY LOW from CE LOW         25         45           t <sub>BHC</sub> BUSY HIGH from CE HIGH         25         45           t <sub>PS</sub> Port Set-up for Priority         5         5           t <sub>WB</sub> R/W HIGH after BUSY (Slave)         0         0				1			
t <sub>BHA</sub> BUSY HIGH from Address Mismatch         25         45           t <sub>BLC</sub> BUSY LOW from CE LOW         25         45           t <sub>BHC</sub> BUSY HIGH from CE HIGH         25         45           t <sub>PS</sub> Port Set-up for Priority         5         5           t <sub>WB</sub> R/W HIGH after BUSY (Slave)         0         0		<del>_</del>		25		45	ns
t <sub>BLC</sub> BUSY LOW from CE LOW         25         45           t <sub>BHC</sub> BUSY HIGH from CE HIGH         25         45           t <sub>PS</sub> Port Set-up for Priority         5         5           t <sub>WB</sub> R/W HIGH after BUSY (Slave)         0         0		BUSY HIGH from Address Mismatch		25		45	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							ns
t <sub>PS</sub> Port Set-up for Priority         5         5           t <sub>WB</sub> R/W HIGH after BUSY (Slave)         0         0							ns
t <sub>WB</sub> R/W HIGH after BUSY (Slave) 0 0			5	-	5		ns
		-					ns
		` ′			•		ns
$t_{BDD}^{[39]}$ BUSY HIGH to Data Valid 25 40	tppp[39]			25	30	40	ns




### Switching Characteristics for 3.0V Over the Operating Range (continued)


	CYDM256A16, CYDM128A16, CYDM064A16, CYDM0128A08, CYDM064A08  -35  Parameter Description Min. Max.		CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08		CYDM256A16, CYDM128A16, CYDM064A16, CYDM128A08, CYDM064A08	
Parameter			Min.	Max.	Unit	
Interrupt Timing[	38]		•	•		•
t <sub>INS</sub>	INT Set Time		31		45	ns
t <sub>INR</sub>	INT Reset Time		31		45	ns
Semaphore Timi	ng					
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	10		15		ns
t <sub>SWRD</sub>	SEM Flag Write to Read Time	10		10		ns
t <sub>SPS</sub>	SEM Flag Contention Window	10		10		ns
t <sub>SAA</sub>	SEM Address Access Time		35		55	ns

### **Switching Waveforms**

Read Cycle No.1 (Either Port Address Access)<sup>[40, 41, 42]</sup>



### Read Cycle No.2 (Either Port CE/OE Access)[40, 43, 44]



- 40. R/W is HIGH for read cycles. 41. Device is continuously selected  $\overline{CE} = V_{IL}$  and  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ . This waveform cannot be used for semaphore reads.


- 42.  $\overline{OE} = V_{IL}$ .

  43. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.


  44. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$ .



Read Cycle No. 3 (Either Port)[40, 42, 45, 46]



Write Cycle No.1: R/W Controlled Timing<sup>[45, 46, 47, 48, 49, 50]</sup>




- 45. R/W must be HIGH during all address transitions.

- 45. R/W must be HIGH during all address transitions.
  46. A write occurs during the overlap (t<sub>SCE</sub> or t<sub>PWE</sub>) of a LOW CE or SEM and a LOW UB or LB.
  47. t<sub>HA</sub> is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
  48. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>PWE</sub>.
  49. To access RAM, CE = V<sub>IL</sub>, SEM = V<sub>IH</sub>.
  50. To access upper byte, CE = V<sub>IL</sub>, UB = V<sub>IL</sub>, SEM = V<sub>IH</sub>.
  51. Transition is measured ±0 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.
  52. During this period, the I/O pins are in the output state, and input signals must not be applied.


- 52. During this period, the I/O pins are in the output state, and input signals must not be applied.



Write Cycle No. 2:  $\overline{\text{CE}}$  Controlled Timing [45, 46, 47, 52]



Semaphore Read After Write Timing, Either  ${\rm Side}^{[53,\ 54]}$ 




#### Notes:


53. If the  $\overline{\text{CE}}$  or  $\overline{\text{SEM}}$  LOW transition occurs simultaneously with or after the  $\overline{\text{R/W}}$  LOW transition, the outputs remain in the high-impedance state. 54.  $\overline{\text{CE}}$  = HIGH for the duration of the above timing (both write and read cycle).



Timing Diagram of Semaphore Contention  $^{[55,\ 56]}$ 



Timing Diagram of Read with  $\overline{\rm BUSY}$  (M/ $\overline{\rm S}$ = HIGH)<sup>[57]</sup>




#### Notes:

55.  $I/O_{0R} = I/O_{0L} = LOW$  (request semaphore);  $\overline{CE}_R = \overline{CE}_L = HIGH$ .

56. If t<sub>SPS</sub> is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable. 57. CE<sub>L</sub> = CE<sub>R</sub> = LOW.




Write Timing with Busy Input (M/S = LOW)




### Busy Timing Diagram No.1 (CE Arbitration)

## $\overline{\text{CE}}_{\text{L}}$ Valid First<sup>[58]</sup>



### **CE<sub>R</sub> Valid First**




#### Note:

58. If t<sub>PS</sub> is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.




Busy Timing Diagram No.2 (Address Arbitration)<sup>[58]</sup>

#### **Left Address Valid First**





#### **Interrupt Timing Diagrams**



#### Notes:

59.  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } \overline{R/W}_L)$  is deasserted first. 60.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/W_L)$  is asserted last.



### **Ordering Information**

#### 16K x16 1.8V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
35	CYDM256A16-35BVXC	BZ100	100-Ball Lead Free 0.5-mm Pitch BGA	Commercial
55	CYDM256A16-55BVXC	BZ100	100-Ball Lead Free 0.5-mm Pitch BGA	Commercial
55	CYDM256A16-55BVXI	BZ100	100-Ball Lead Free 0.5-mm Pitch BGA	Industrial

#### 8K x16 1.8V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
35	CYDM128A16-35BVXC	BZ100	100-Ball Lead Free 0.5-mm Pitch BGA	Commercial
55	CYDM128A16-55BVXC	BZ100	100-Ball Lead Free 0.5-mm Pitch BGA	Commercial
55	CYDM128A16-55BVXI	BZ100	100-Ball Lead Free 0.5-mm Pitch BGA	Industrial

#### 4K x16 1.8V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
35	CYDM064A16-35BVXC	BZ100	100-Ball Lead Free 0.5-mm Pitch BGA	Commercial
55	CYDM064A16-55BVXC	BZ100	100-Ball Lead Free 0.5-mm Pitch BGA	Commercial
55	CYDM064A16-55BVXI	BZ100	100-Ball Lead Free 0.5-mm Pitch BGA	Industrial

#### 16K x8 1.8V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
35	CYDM128A08-35BVXC	BZ100	100-Ball Lead Free 0.5-mm Pitch BGA	Commercial
55	CYDM128A08-55BVXC	BZ100	100-Ball Lead Free 0.5-mm Pitch BGA	Commercial
55	CYDM128A08-55BVXI	BZ100	100-Ball Lead Free 0.5-mm Pitch BGA	Industrial


### 8K x8 1.8V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
35	CYDM064A08-35BVXC	BZ100	100-Ball Lead Free 0.5-mm Pitch BGA	Commercial
55	CYDM064A08-55BVXC	BZ100	100-Ball Lead Free 0.5-mm Pitch BGA	Commercial
55	CYDM064A08-55BVXI	BZ100	100-Ball Lead Free 0.5-mm Pitch BGA	Industrial



#### Package Diagram

#### 100 VFBGA (6 x 6 x 1.0 mm) BZ100A



MoBL is a registered trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

51-85209-\*B



### **Document History Page**

Document Title: CYDM064A16/CYDM128A16/CYDM256A16/CYDM064A08/CYDM128A08 1.8V 4K/8K/16K x 16 and 8K/16K x 8 Dual-Port Static RAM Document Number: 38-06081

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	272872	SEE ECN	SPN	New data sheet	
*A	300481	SEE ECN	SPN	Updated x8 pinout, added lead free information, updated part numbers, updated max. supply voltage to ground potential, added package drawing, added open drain output information for ODR, Updated t <sub>BDD</sub> , updated package name	
*B	333516	SEE ECN	SPN	Updated t <sub>INS</sub> , t <sub>HZCE</sub> , t <sub>HZCE</sub> Updated note 32	
*C	363174	SEE ECN	SPN	Added electrical characteristics for 2.5V and 3.0V Added timing values for 2.5V and 3.0V Updated ISB1 and ISB3 definition Added I <sub>CEX</sub> for all voltages Added V <sub>OL</sub> ODR for all voltages Removed Preliminary	
*D	381701	SEE ECN	YDT	Updated tINS and tINR to 28ns Updated 2.5V/3.0V ICC, ISB1, ISB2, ISB4 Changed 2.5V VIL to 0.6V and 3.0V VIL to 0.7V (typo)	
*E	396697	SEE ECN	KGH	Updated ISB2 and ISB4 typo to mA. Updated tINS and tINR for -55 to 31ns.	
*F	404588	SEE ECN	KGH	Updated $\rm I_{OH}$ and $\rm I_{OL}$ values for the 2.5V and 3.0V parameters $\rm V_{OH}$ and $\rm V_{OL}$	