

### **Features**

- Using external 32.768kHz quartz crystal
- Supports I<sup>2</sup>C-Bus's high speed mode (400 kHz)
- Includes time (Hour/Minute/Second) and calendar (Year/Month/Date/Day) counter functions (BCD code)
- Programmable square wave output signal
- Oscillator stop flag
- Low backup current: typ. 500nA at  $V_{DD} \!\!=\!\! 3.0 V$  and  $T_A \!\!=\!\! 25^{\circ} C$
- Operating range: 1.8V to 5.5V

**Ordering Information** 

Part Number	Package
PT7C4363P	8-Pin DIP
PT7C4363W	8-Pin SOIC

**Note:** Lead free package is available by adding "E" after each part number. For example: PT7C4363PE.

Table 1. Basic functions of PT7C4363

Item		Func	tion	PT7C4363
		Source: Crystal	: 32.768kHz	√
1	Oscillator	Oscillator enab	le/disable	-
		Oscillator fail	letect	√
		Ti 1:1	12-hour	-
2	Time	Time display	24-hour	V
2	Time	Century bit		V
		Time count chain enable/disable		V
3	Interrupt	Alarm interrupt		V
3		Timer interrupt	output	V
4	Programmable	e square wave ou	tput (Hz)	1, 32, 1.024k, 32.768k
	G	2-wire I <sup>2</sup> C bus		√
5	Communicat	3-wire bus		-
	IOII	Burst mode		-
		Write protectio	n	-
6	Control	External clock	test mode	V
		Power-on reset	override	√

## **Description**


The PT7C4363 serial real-time clock is a low-power clock/calendar with a programmable square-wave output.

Address and data are transferred serially via a 2-wire bidirectional bus. The clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in the 24-hour format indicator.


Table 1 shows the basic functions of PT7C4363. More details are shown in section: overview of functions.



## **Function Block**




# **Recommended Layout for Crystal**




# **Crystal Specifications**

Parameter	Symbol	Min	Тур	Max	Unit
Nominal Frequency	$f_{O}$		32.768		kHz
Series Resistance	ESR			40	kΩ
Load Capacitance	$C_{L}$		10		pF

The crystal, traces and crystal input pins should be isolated from RF generating signals.



# **Pin Configuration**



# **Pin Description**

Pin no.	Pin	Type	Description			
1	X1	I	Oscillator Circuit Input. Together with X2, 32.768kHz crystal is connected between them.			
2	X2	О	<b>Oscillator Circuit Output.</b> Together with X1, 32.768kHz crystal is connected between them.			
3	ĪNT	О	Interrupt Output. Open drain, active low.			
4	GND	P	Ground.			
5	SDA	I/O	<b>Serial Data Input/Output.</b> SDA is the input/output pin for the 2-wire serial interface. The SDA pin is open-drain output and requires an external pull-up resistor.			
6	SCL	I	<b>Serial Clock Input.</b> SCL is used to synchronize data movement on the I <sup>2</sup> C serial interface.			
7	SQW	О	Clock Output. Open drain. Four frequencies selectable: 32.768k, 1.024k, 32, 1Hz when SQWE bit is set to 1.			
8	VCC	P	Power.			



## **Function Description**

#### **Overview of Functions**

#### 1. **Clock function**

CPU can read or write data including the year (last two digits), month, date, day, hour, minute, and second. Any (two-digit) year that is a multiple of 4 is treated as a leap year and calculated automatically as such until the year 2100.

#### 2. Alarm function

These devices have one alarm system that outputs interrupt signals from INTA for PT7C4363 or INT/OUT/SQW for PT7C4341 to CPU when the date, day of the week, hour, minute or second correspond to the setting. Each of them may output interrupt signal separately at a specified time. The alarm may be selectable between on and off for matching alarm or repeating alarm.

#### Programmable square wave output

A square wave output enable bit controls square wave output at pin 7.4 frequencies are selectable: 1, 32, 1.024k, 32.768k Hz.

#### **Interface with CPU**

Data is read and written via the I<sup>2</sup>C bus interface using two signal lines: SCL (clock) and SDA (data).

Since the output of the I/O pin SDA is open drain, a pull-up resistor should be used on the circuit board if the CPU output I/O is also open drain.

The SCL's maximum clock frequency is 400 kHz, which supports the I<sup>2</sup>C bus's high-speed mode.

#### Oscillator fail detect

When oscillator fail, OSF bit will be set.

### Oscillator enable/disable

Only time count chain can be enable or disable by STOP bit..

#### 7. **Timer function**

The timer control register determines one of 4 source clock frequencies for the timer (4096 Hz, 64 Hz, 1 Hz, or 1/60 Hz) and enables or disables the timer. The timer counts down from software loaded 8-bit binary value. At the end of every countdown, the timer sets the Timer Flag (TF). The TF may only be cleared by software. The asserted TF can be used to generate an interrupt. The interrupt may be generated as a pulsed signal every countdown period or as a permanently active signal which follows the condition of TF. Bit TI/TP is used to control this mode selection. When reading the timer, the current countdown value is returned.

#### **Reset function** 8.

The PT7C4363 includes an internal reset circuit which is active whenever the oscillator is stopped. In the reset state the I<sup>2</sup>C-bus logic is initialized and all registers, including the address pointer, are cleared with the exception of bits FE, OSF, TD1, TD0, TESTC and AE which are set to logic 1.



## **Registers**

#### Allocation of registers

Addr.	Function (time range				Register	definition			
(hex)*1	BCD format)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00	Control/status 1	TEST1*	-	STOP*3	-	TESTC*4	-	-	-
01	Control/status 2	-	-	-	TI/TP*5	$\mathrm{AF}^{*6}$	TF <sup>*6</sup>	AIE*7	TIE*7
02	Seconds (00-59)	OSF <sup>*8</sup>	S40	S20	S10	S8	S4	S2	S1
03	Minutes (00-59)	×	M40	M20	M10	M8	M4	M2	M1
04	Hours (00-23)	×	×	H20	H10	Н8	H4	Н2	H1
05	Dates (01-31)	×	×	D20	D10	D8	D4	D2	D1
06	Days of the week (00-06)	×	×	×	×	×	W4	W2	W1
07	Months (01-12)	Century	×	×	MO10	MO8	MO4	MO2	MO1
08	Years (00-99)	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1
09	Alarm: Minutes (00-59)	AE*9	M40	M20	M10	M8	M4	M2	M1
0A	Alarm: Hours (01-12)	AE*9	×	H20	H10	Н8	H4	Н2	H1
0B	Alarm: Dates (01-31)	AE*9	×	D20	D10	D8	D4	D2	D1
0C	Alarm: Weekday (00-06)	AE*9	×	×	×	×	W4	W2	W1
0D	SQW control	SQWE	×	×	×	×	×	RS1	RS0
0E	Timer control	TE*10	×	×	×	×	×	TD1*11	TD0*11
0F	Timer			7	Γimer count	down value	<del>-</del>		

#### Caution points:

- \*1. PT7C4363 uses 8 bits for address. For excess 0FH address, PT7C4363 will not respond.
- \*2. EXT\_CLK test mode select bit.
- \*3. When the bit is logic 1, time count chain stops but oscillator still runs.
- \*4. Power-on reset override enable bit.
- \*5. Timer interrupt output select bit.
- \*6. Alarm and timer interrupt flag bits.
- \*7. Alarm and timer interrupt enable bits.
- \*8. Oscillator fail indicates. Indicate clock integrity.
- \*9. Alarm enable bit. Alarm will be active when related time is matching if AE = 0.
- \*10. Timer enable bit.
- \*11. Timer source clock frequency select.
- \*12. All bits marked with "x" are not implemented. All bits marked with "-" are not used bits and should always be written with logic 0. If read them, they could be logic 0 or 1.



### Control and status register

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0	
00	Control/status 1	TEST1	-	STOP	-	TESTC	-	-	-	
	(default)	0	Undefined	0	Undefined	1	Undefined	Undefined	Undefined	
01	Control/status 2	-	-	-	TI/TP	AF	TF	AIE	TIE	
01	(default)	Undefined	Undefined	Undefined	0	Undefined	Undefined	0	0	
0D	SQW control	SQWE	×	×	×	×	×	RS1	RS0	
0.2	(default)	1	Undefined	Undefined	Undefined	Undefined	Undefined	0	0	
0E	Timer control	TE	×	×	×	×	×	TD1	TD0	
O.E.	(default)	0	Undefined	Undefined	Undefined	Undefined	Undefined	1	1	
0F	Timer		Timer count down value							
51	(default)				Unde	efined				

#### Timer

### • **TE:** Timer Enable bit.

TE	Data	Description	
Read / Write	0	Timer disabled	Default
Read / Write	1	Timer enabled	

TD1, TD0: timer source clock frequency select. These bits determine the source clock for the countdown timer.

121, 1200 1111101	BOULTEE CIC	on inequency served these end determine the source electric the country will time.
TD1, TD0	Data	Timer source clock freq. (Hz)
	00	4.096k
Read / Write	01	64
Kead / Write	10	1
	11	1/60 When not in use, TD1 TD0 should be set to 11 for power saving.

### Timer:

Timer	Data	Description				
Read / Write	00~FF	Count down value (n)	Countdown Period = n / Source Clock Frequency			

For example: If TE = 1, TD1 TD0 = 10, Timer = 03 are written into PT7C4363, timer counts down every 1 second from 03 to 01 then 03 cycled.



#### b) **Timer Interrupt**

TIE: Timer Interrupt Enable bit.

TIE	Data	Description				
Read / Write	0	Timer interrupt disabled Def	ault			
Read / Write	1	Timer interrupt enabled				

TF: Timer Flag

TF	Data	Description		
Read	0	Timer flag inactive		
Read	1	Timer flag active. At the end of a timer countdown, TF is set to 1.		
Write	0	Timer flag is cleared		
WHIC	1	Timer flag remains unchanged		

TI/TP: Timer Interrupt output select

TI/TP	Data	Description						
	0	INT is active when T	INT is active when TF is active (subject to the status of TIE)					
		INT pulses active accept the status of TIE).	INT pulses active according to source clock frequency and timer count down value (subject to the status of TIE).					
		,	Source clock	INT negative pulse width (s)				
			(Hz)	n = 1	n > 1			
			4096	<sup>1</sup> / <sub>8192</sub>	1/4096			
Read / Write	1		64	<sup>1</sup> / <sub>128</sub>	<sup>1</sup> / <sub>64</sub>			
			1	<sup>1</sup> / <sub>64</sub>	<sup>1</sup> / <sub>64</sub>			
					1/60	<sup>1</sup> / <sub>64</sub>	<sup>1</sup> / <sub>64</sub>	
			Note: TF and $\overline{INT}$ n = loaded of		simultaneously. e. Timer stopped w	when $n = 0$ .		

Example 1: If TE = 1, TD1 TD0 = 00, Timer = 03, TIE = 1, TF = 0, TI/TP = 1 are written into PT7C4363, timer register counts down every  $^1/_{4.096kHz}$  seconds from 03 to 01 then 03 cycled and  $\overline{INT}$  output negative pulse with  $^1/_{4096}$  seconds width. See Fig.1.




Fig.1 Example 1 of timer interrupts



Example 2: If TE = 1, TD1 TD0 = 10, Timer = 03, TIE = 1, TF = 0, TI/TP = 1 are written into PT7C4363, timer counts down every  $^{1}/_{4.096\text{kHz}}$  seconds from 03 to 01 then 03 cycled and  $\overline{\text{INT}}$  output negative pulse with  $^{1}/_{64}$  seconds width. See Fig. 2.




Fig.2 Example 2 of timer interrupts

#### c) **Alarm Interrupt**

AIE: Alarm Interrupt Enable bit.

AIE	Data	Description
Read / Write	0	Alarm interrupt disabled Default
Read / Wille	1	Alarm interrupt enabled

AF: Alarm Flag

AF	Data	Description					
Read	0	Alarm flag inactive					
Read	1	Alarm flag active					
Write	0	Alarm flag is cleared					
Witte	1	Alarm flag remains unchanged					

### **SQW** control

**SQWE:** SQW output clock enable bit.

SQWE	Data	Description							
Read / Write	0	the SQW output is inhibited and SQW output is set to high-impedance							
Read / Write	1	the SQW output is activated	Default						

RS1, RS0: SQW output frequency select.

RS1, RS0	Data	SQW output freq. (Hz)
Read / Write	00	32.768k Default
	01	1.024k
Read / Wille	10	32
	11	1



#### Time count

#### **STOP**

STOP	Data	Description
	0	RTC source clock runs. Default
Read / Write	1	All RTC divider chain flip-flops are asynchronously set to logic 0; the RTC clock is stopped (SQW at 32.768 kHz is still available)

#### **Test** f)

#### TEST1

TEST1	Data	Description	
Read / Write	0	Normal mode.	Default
Read / Write	1	EXT_CLK test mode.	

### • TESTC

TESTC	Data	Description						
Read / Write	Power-on reset override facility is disabled; set to logic 0 for normal operation.							
Read / Wille	1	Power-on reset override may be enabled	Default					

### **Time Counter**

Time digit display (in BCD code):

- Second digits: Range from 00 to 59 and carried to minute digits when incremented from 59 to 00.
- Minute digits: Range from 00 to 59 and carried to hour digits when incremented from 59 to 00.
- Hour digits: See description on the /12, 24 bit. Carried to day and day-of-the-week digits when incremented from 11 p.m. to 12 a.m. or 23 to 00.

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
02	Seconds	$OSF^{*1}$	S40	S20	S10	S8	S4	S2	S1
	(default)	1	Undefined						
03	Minutes	×	M40	M20	M10	M8	M4	M2	M1
0.5	(default)	0	Undefined						
04	Hours	×	×	H20	H10	Н8	H4	H2	H1
0-1	(default)	0	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined

<sup>\*1</sup> Note: Indicate clock integrity. When the bit is 1, the clock integrity is no longer guaranteed and the time need be adjusted.



#### Days of the week Counter

The day counter is a divide-by-7 counter that counts from 00 to 06 and up 06 before starting again from 00. Values that correspond to the day of week are user defined but must be sequential (i.e., if 0 equals Sunday, then 1 equals Monday, and so on). Illogical time and date entries result in undefined operation.

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
06	Days of the week	×	×	×	×	×	W4	W2	W1
30	(default)	0	0	0	0	0	Undefined	Undefined	Undefined

#### Calendar Counter 5.

The data format is BCD format.

Day digits: Range from 1 to 31 (for January, March, May, July, August, October and December).

Range from 1 to 30 (for April, June, September and November).

Range from 1 to 29 (for February in leap years).

Range from 1 to 28 (for February in ordinary years).

Carried to month digits when cycled to 1.

- Month digits: Range from 1 to 12 and carried to year digits when cycled to 1.
- Year digits: Range from 00 to 99 and 00, 04, 08, ..., 92 and 96 are counted as leap years.

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
05	Dates	×	×	D20	D10	D8	D4	D2	D1
	(default)	0	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
07	Months	Century*1	×	×	M10	M8	M4	M2	M1
07	(default)	Undefined	0	0	Undefined	Undefined	Undefined	Undefined	Undefined
08	Years	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1
	(default)	Undefined							

<sup>\*1:</sup> The century bit is toggled when the years register overflows from 99 to 00.

#### **Alarm Register**

## PT7C4363: Alarm Register

Addr.	Description	D7	D6	D5	D4	D3	D2	D1	D0
09	Alarm: Minutes	$AE^{*1}$	M40	M20	M10	M8	M4	M2	M1
	(default)	Undefined							
0A	Alarm: Hours	$AE^{*2}$	×	H20	H10	Н8	H4	H2	H1
UA	(default)	Undefined	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
0B	Alarm: Dates	$AE^{*3}$	×	D20	D10	D8	D4	D2	D1
OB	(default)	Undefined	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
0C	Alarm: Weekday	AE*4	×	×	×	×	W4	W2	W1
00	(default)	Undefined	0	0	0	0	Undefined	Undefined	Undefined

<sup>\*1</sup> Note: Minute alarm enable bit.

<sup>\*2</sup> Note: Hour alarm enable bit.

<sup>\*3</sup> Note: Date alarm enable bit.

<sup>\*4</sup> Note: Weekday alarm enable bit.



#### **Alarm Function**

Related register

	Function				Register	definition			
	Tunction	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
01	Control/status 2	-	-	-	TI/TP	AF	TF	AIE	TIE
02	Seconds	OSF	S40	S20	S10	S8	S4	S2	S1
03	Minutes	×	M40	M20	M10	M8	M4	M2	M1
04	Hours	×	×	H20	H10	Н8	H4	H2	H1
05	Dates	×	×	D20	D10	D8	D4	D2	D1
06	Days of the week	×	×	×	×	×	W4	W2	W1
09	Alarm: Minutes	AE	M40	M20	M10	M8	M4	M2	M1
0A	Alarm: Hours	AE	×	H20	H10	Н8	H4	H2	H1
ОВ	Alarm: Dates	AE	×	D20	D10	D8	D4	D2	D1
0C	Alarm: Weekday	AE	×	×	×	×	W4	W2	W1

When one or more of these registers are loaded with a valid minute, hour, day or weekday and its corresponding bit Alarm Enable (AE) is logic 0, then that information will be compared with the current minute, hour, day and weekday. When all enabled comparisons first match, the Alarm Flag (AF) is set. AF will remain set until cleared by software. Once AF has been cleared it will only be set again when the time increments to match the alarm condition once more. Alarm registers which have their bit AE at logic 1 will be ignored.

### EXT\_CLK Test Mode and POR override

### 1. EXT\_CLK Test Mode

A test mode is available which allows for on-board testing. In such a mode it is possible to set up test conditions and control the operation of the RTC. The test mode is entered by setting bit TEST1 in control/status1 register. Then pin SQW becomes an input. The test mode replaces the internal 64 Hz signal with the signal applied to pin SQW. Every 64 positive edges applied to pin SQW will then generate an increment of one second.

The signal applied to pin SQW should have a minimum pulse width of 300 ns and a minimum period of 1000 ns. The internal 64 Hz clock, now sourced from SQW, is divided down to 1 Hz by a 2<sup>6</sup> divide chain called a pre-scaler. The pre-scaler can be set into a known state by using bit STOP. When bit STOP is set, the pre-scaler is reset to 0 (STOP must be cleared before the pre-scaler can operate again).

From a STOP condition, the first 1 second increment will take place after 32 positive edges on SQW. Thereafter, every 64 positive edges will cause a 1 second increment.

Remark: Entry into EXT CLK test mode is not synchronized to the internal 64 Hz clock. When entering the test mode, no assumption as to the state of the pre-scaler can be made.



Operation example:

- 1. Set EXT\_CLK test mode (control/status 1, bit TEST1 = 1)
- 2. Set STOP (control/status 1, bit STOP = 1)
- 3. Clear STOP (control/status 1, bit STOP = 0)
- 4. Set time registers to desired value
- 5. Apply 32 clock pulses to SQW
- 6. Read time registers to see the first change
- 7. Apply 64 clock pulses to SQW
- 8. Read time registers to see the second change.

Repeat 7 and 8 for additional increments.

#### Power-On Reset (POR) override

The POR duration is directly related to the crystal oscillator start-up time. Due to the long start-up times experienced by these types of circuits, a mechanism has been built in to disable the POR and hence speed up on-board test of the device. The setting of this mode requires that the 1<sup>2</sup>C-bus pins, SDA and SCL, be toggled in a specific order as shown in Fig 6.4.2. All timings are required minimums.

Once the override mode has been entered, the device immediately stops being reset and normal operation may commence i.e. entry into the EXT\_CLK test mode via I<sup>2</sup>C-bus access.

The override mode may be cleared by writing a logic 0 to TESTC. TESTC must be set to logic 1 before re-entry into the override mode is possible. Setting TESTC to logic 0 during normal operation has no effect except to prevent from entering the POR override mode.





Fig.3 POR override sequence



#### Communication

#### I<sup>2</sup>C Bus Interface

#### Overview of I<sup>2</sup>C-BUS

The I<sup>2</sup>C bus supports bi-directional communications via two signal lines: the SDA (data) line and SCL (clock) line. A combination of these two signals is used to transmit and receive communication start/stop signals, data signals, acknowledge signals, and so on. Both the SCL and SDA signals are held at high level whenever communications are not being performed. The starting and stopping of communications is controlled at the rising edge or falling edge of SDA while SCL is at high level. During data transfers, data changes that occur on the SDA line are performed while the SCL line is at low level, and on the receiving side the data is captured while the SCL line is at high level. In either case, the data is transferred via the SCL line at a rate of one bit per clock pulse. The I<sup>2</sup>C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device and the receiving device responds to communications only when its slave address matches the slave address in the received data.

#### **System Configuration**

All ports connected to the I<sup>2</sup>C bus must be either open drain or open collector ports in order to enable AND connections to multiple devices.

SCL and SDA are both connected to the VDD line via a pull-up resistance. Consequently, SCL and SDA are both held at high level when the bus is released (when communication is not being performed).




Fig.4 System configuration



#### Starting and Stopping I<sup>2</sup>C Bus Communications c)




Fig.5 Starting and stopping on I<sup>2</sup>C bus

START condition, repeated START condition, and STOP condition

- START condition
  - SDA level changes from high to low while SCL is at high level
- STOP condition
  - SDA level changes from low to high while SCL is at high level
- Repeated START condition (RESTART condition)

In some cases, the START condition occurs between a previous START condition and the next STOP condition, in which case the second START condition is distinguished as a RESTART condition. Since the required status is the same as for the START condition, the SDA level changes from high to low while SCL is at high level.


#### Data Transfers and Acknowledge Responses during I<sup>2</sup>C-BUS Communication

#### **Data transfers**

Data transfers are performed in 8-bit (1 byte) units once the START condition has occurred. There is no limit on the amount (bytes) of data that are transferred between the START condition and STOP condition.

The address auto increment function operates during both write and read operations.

Updating of data on the transmitter (transmitting side)'s SDA line is performed while the SCL line is at low level. The receiver (receiving side) captures data while the SCL line is at high level.




<sup>\*</sup>Note with caution that if the SDA data is changed while the SCL line is at high level, it will be treated as a START, RESTART, or STOP condition.



#### Data acknowledge response (ACK signal)

When transferring data, the receiver generates a confirmation response (ACK signal, low active) each time an 8-bit data segment is received. If there is no ACK signal from the receiver, it indicates that normal communication has not been established. (This does not include instances where the master device intentionally does not generate an ACK signal.)

Immediately after the falling edge of the clock pulse corresponding to the 8th bit of data on the SCL line, the transmitter releases the SDA line and the receiver sets the SDA line to low (= acknowledge) level.



After transmitting the ACK signal, if the Master remains the receiver for transfer of the next byte, the SDA is released at the falling edge of the clock corresponding to the 9th bit of data on the SCL line. Data transfer resumes when the Master becomes the transmitter.

When the Master is the receiver, if the Master does not send an ACK signal in response to the last byte sent from the slave, that indicates to the transmitter that data transfer has ended. At that point, the transmitter continues to release the SDA and awaits a STOP condition from the Master.

#### Slave Address

The I<sup>2</sup>C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device.

All communications begin with transmitting the [START condition] + [slave address (+  $R\overline{W}$  specification)]. The receiving device responds to this communication only when the specified slave address it has received matches its own slave address. Slave addresses have a fixed length of 7 bits. See table for the details.

An  $R/\overline{W}$  bit is added to each 7-bit slave address during 8-bit transfers.

Operation	Transfer data			Sl	ave addre	ess			$R/\overline{W}$ bit
		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Read	A3 h	1	0	1	0	0	0	1	1 (= Read)
Write	A2 h	1	U	1	U	U	U	1	0 (= Write)

## 2. I<sup>2</sup>C Bus's Basic Transfer Format

S	Start indication P	Stop indication A	RTC Acknowledge
Sr	Restart indication	А	Master Acknowledge




#### a) Write via I<sup>2</sup>C bus

S		Sla	ve ad	ddres:	s (7 l	oits)		write	Α	'	Addr. setting A			Α	bit 7	bit	bit 5	bit 4	bit 3	bit	bit 1	bit O	А	Р				
	1	0	1	0	0	0	1	0											′	6	5	4	3	2		U		
Start	Sla	ve ad	dress	S + Wr	ite sp	ecific	ation		A C K	Addre Spec		the v	vrite :	start a	addre	SS.		A C K	Wri	te da	ta						A C K	Sto

#### Read via I<sup>2</sup>C bus b)

#### Standard read



#### Simplified read

S	Slave address (7 bits)  1 0 1 0 0 0	Read	Α	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	А	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit O	/ A	Р
Start	Slave address + read specific	ation	A C K	by tl	he int	ead fro ernal euto ir	addre	e ado ess re	Iress			A C K		addre	regist		to inc	2) creme data t			N O A C K	St

#### Note:

- The above steps are an example of transfers of one or two bytes only. There is no limit to the number of bytes transferred during actual communications.
- 49H, 4AH are used as test mode address. Customer should not use the addresses.



## **Maximum Ratings**

Storage Temperature	65°Cto +150°C
Ambient Temperature with Power Applied	-40°Cto +85°C
Supply Voltage to Ground Potential (Vcc to GND)	0.3V to +6.5V
DC Input (All Other Inputs except Vcc & GND)	0.3V to $(V_{\infty}+0.3V)$
DC Output Voltage (SDA,/INTA,/INTB pins)	0.3V to +6.5V
Power Dissipation	

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **Recommended Operating Conditions**

Symbol	Description	Min	Type	Max	Unit
V <sub>CC</sub>	Power voltage	1.8	1	5.5	
$V_{IH}$	Input high level	0.7 V <sub>CC</sub>	1	V <sub>CC</sub> +0.3	V
$V_{\rm IL}$	Input low level	-0.3	1	0.3 V <sub>CC</sub>	
$T_A$	Operating temperature	-40	-	85	°C




## **DC Electrical Characteristics**

Unless otherwise specified, GND =0V,  $V_{CC}$  = 1.8 ~ 5.5 V,  $T_A$  = -40 °C to +85 °C,  $f_{OSC}$  = 32.768kHz.

Sym.	Description	Pin		Conditions		Min	Тур	Max	Unit
	Supply voltage	$V_{CC}$	Interface inactiv	e. $T_A = 25^{\circ}C^{-1}$		1.0		5.5	
$V_{CC}$	Supply voltage	<b>V</b> CC	Interface active.	$f_{SCL} = 400kHz$	1)	1.8		5.5	V
▼ CC	Supply voltage for clock data integrity	V <sub>CC</sub>				1.0	0.9		
			Interface active		$f_{SCL} = 400 \text{kHz}$			800	^
			interface active		$f_{SCL} = 100kHz$			200	μA
					$V_{CC} = 5.0V$		275	550	
			Interface	$T_A = 25^{\circ}C$	$V_{CC} = 3.0V$		250	500	nA
			inactive ( $f_{SCL} =$		$V_{CC} = 2.0V$		225	450	
			0Hz), pin 7	T <sub>A</sub> = -40 ~	$V_{CC} = 5.0V$		500	750	
$I_{CC}$	Supply current	$V_{CC}$	disabled 2)	85°C	$V_{CC} = 3.0V$		400	650	nA
1CC	Supply cultent	▼ CC		85 C	$V_{CC} = 2.0V$		400	600	
			I		$V_{\rm CC} = 5.0 \text{V}$		825	1600	
			Interface inactive ( $f_{SCL}$ =	$T_A = 25^{\circ}C$	$V_{CC} = 3.0V$		550	1000	nA
			0Hz), pin 7		$V_{CC} = 2.0V$		425	800	
			enabled at	T <sub>A</sub> = -40 ~	$V_{CC} = 5.0V$		950	1700	
			32kHz <sup>2)</sup>	85°C	$V_{CC} = 3.0V$		650	1100	nA
				05 C	$V_{CC} = 2.0V$		500	900	
$V_{IL1}$	Low-level input voltage	SCL				0		$0.3V_{CC}$	V
$V_{IH1}$	High-level input voltage	SCL				$0.7V_{CC}$		$V_{CC}$	
$I_{OL}$	Low-level output voltage	SDA	$V_{OL} = 0.4V, V_{CO}$	c = 5V		-3			mA
*OL	2011 level output voltage	/INT, SQW	$V_{OL} = 0.4V, V_{CO}$	c = 5V		-1			1117 1
$I_{IL}$	Input leakage current	SCL					_	±1	μΑ
$I_{OZ}$	Output current when OFF							±1	μΑ


#### Note:

<sup>1)</sup> For reliable oscillator start-up at power-up:  $V_{CC(min)power-up} = V_{CC(min)} + 0.3 \text{ V}.$ 2) Timer source clock =  $^1/_{60}$  Hz, voltage of SCL and SDA is  $V_{CC}$  or GND.



# **AC Electrical Characteristics**


Sym	Description	Value	Unit
$V_{HM}$	Rising and falling threshold voltage high	$0.8~\mathrm{V_{CC}}$	V
$V_{HL}$	Rising and falling threshold voltage low	$0.2~\mathrm{V_{CC}}$	V



#### Over the operating range

Symbol	Item	Min.	Тур.	Max.	Unit
$f_{SCL}$	SCL clock frequency			400	kHz
t <sub>SU;STA</sub>	START condition set-up time	0.6			μs
t <sub>HD;STA</sub>	START condition hold time	0.6			μs
$t_{\rm SU;DAT}$	Data set-up time (RTC read/write)	200			ns
t <sub>HD;DAT1</sub>	Data hold time (RTC write)	35			ns
t <sub>HD;DAT2</sub>	Data hold time (RTC read)	0			μs
t <sub>SU;STO</sub>	STOP condition setup time	0.6			μs
$t_{\mathrm{BUF}}$	Bus idle time between a START and STOP condition	1.3			μs
$t_{LOW}$	When SCL = "L"	1.3			μs
t <sub>HIGH</sub>	When SCL = "H"	0.6			μs
t <sub>r</sub>	Rise time for SCL and SDA			0.3	μs
$t_{\rm f}$	Fall time for SCL and SDA			0.3	μs
t <sub>SP</sub> *	Allowable spike time on bus			50	ns
C <sub>B</sub>	Capacitance load for each bus line			400	pF


<sup>\*</sup> Note: Only reference for design.






## **Mechanical Information**

### P/PE PDIP-8



#### W/WE SOIC-8





### **Notes**

# Pericom Technology Inc.

Email: support@pti.com.cnWeb Site: www.pti.com.cn, www.pti-ic.com

China: No. 20 Building, 3/F, 481 Guiping Road, Shanghai, 200233, China

Tel: (86)-21-6485 0576 Fax: (86)-21-6485 2181

Asia Pacific: Unit 1517, 15/F, Chevalier Commercial Centre, 8 Wang Hoi Rd, Kowloon Bay, Hongkong

Tel: (852)-2243 3660 Fax: (852)- 2243 3667

U.S.A.: 3545 North First Street, San Jose, California 95134, USA

Tel: (1)-408-435 0800 Fax: (1)-408-435 1100

Pericom Technology Incorporation reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom Technology does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom Technology product. The company makes no representations that circuitry described herein is free from patent infringement or other rights, of Pericom Technology Incorporation.