

## **Very Low Power CMOS SRAM** 1M X 8 bit

Pb-Free and Green package materials are compliant to RoHS

BS62LV8001

#### n FEATURES

 $V_{CC} = 5.0V$ 

Ÿ Wide V<sub>CC</sub> operation voltage: 2.4V ~ 5.5V

 $\ddot{\mathbf{Y}}$  Very low power consumption :

Operation current: 31mA (Max.) at 55ns  $V_{CC} = 3.0V$ 

2mA (Max.) at 1MHz

Standby current: 0.8uA (Typ.) at 25 °C Operation current: 76mA (Max.) at 55ns

10mA (Max.) at 1MHz

Standby current: 3.5uA (Typ.) at 25°C

Ÿ High speed access time:

55ns (Max.) at V<sub>CC</sub>: 3.0~5.5V -70 70ns (Max.) at V<sub>CC</sub>: 2.7~5.5V

- $\ddot{\mathbf{Y}}$  Automatic power down when chip is deselected
- Ÿ Easy expansion with CE1, CE2 and OE options
- Ÿ Three state outputs and TTL compatible
- Ÿ Fully static operation
- $\ddot{\mathbf{Y}}$  Data retention supply voltage as low as 1.5V

#### n DESCRIPTION

The BS62LV8001 is a high performance, very low power CMOS Static Random Access Memory organized as 1,048,576 by 8 bits and operates form a wide range of 2.4V to 5.5V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with typical CMOS standby current of 0.8uA at 3.0V/25°C and maximum access time of 55ns at 3.0V/85°C

Easy memory expansion is provided by an active LOW chip enable (CE1), an active HIGH chip enable (CE2), and active LOW output enable (OE) and three-state output drivers.


The BS62LV8001 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS62LV8001 is available in DICE form, JEDEC standard 44-pin TSOP II and 48-ball BGA package.


#### n POWER CONSUMPTION

				P	OWER DI	SSIPATIO	N			
PRODUCT FAMILY	OPERATING TEMPERATURE		STANDBY Operating (I <sub>CC</sub> , Max)					PKG TYPE		
I AWILL	I LIVII LIXATORL	V <sub>CC</sub> =5.0V	V <sub>CC</sub> =3.0V		V <sub>CC</sub> =5.0V			V <sub>CC</sub> =3.0V		
		V <sub>CC</sub> =3.0 V	VCC=3.0 V	1MHz	10MHz	f <sub>Max.</sub>	1MHz	10MHz	f <sub>Max.</sub>	
BS62LV8001DC	Commercial +0°C to +70°C									DICE
BS62LV8001EC		Commercial +0°C to +70°C	25uA	4.0uA	9mA	39mA	75mA	1.5mA	19mA	30mA
BS62LV8001FC										BGA-48-0912
BS62LV8001EI	Industrial _	50uA	8.0uA	10mA	40mA	76mA	2mA	20mA	31mA	TSOP II-44
BS62LV8001FI	-40°C to +85°C	Jour	0.0uA	TOTIA	401114	TOTIA	ZIIIA	ZUITA	JIIIA	BGA-48-0912

#### n PIN CONFIGURATIONS



#### n BLOCK DIAGRAM



Brilliance Semiconductor, Inc. reserves the right to change products and specifications without notice.



### n PIN DESCRIPTIONS

Name	Function
A0-A19 Address Input	These 20 address inputs select one of the 1,048,576 x 8-bit in the RAM
CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when data read form or write to the device. If either chip enable is not active, the device is deselected and is in standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when WE is HIGH and OE is LOW, output data will be present on the DQ pins; when WE is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impendence state when OE is inactive.
DQ0-DQ7 Data Input/Output Ports	There 8 bi-directional ports are used to read data from or write data into the RAM.
V <sub>cc</sub>	Power Supply
V <sub>SS</sub>	Ground

### n TRUTH TABLE

MODE	CE1	CE2	WE	ŌĒ	I/O OPERATION	V <sub>CC</sub> CURRENT
Not selected	Н	Х	X	Х	High Z	
(Power Down)	Х	L	Х	Х	High Z	ICCSB, ICCSB1
Output Disabled	L	Н	Н	Н	High Z	Icc
Read	L	Н	Н	L	D <sub>OUT</sub>	Icc
Write	L	Н	L	Х	D <sub>IN</sub>	I <sub>cc</sub>

### n ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETER	RATING	UNITS
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 <sup>(2)</sup> to 7.0	V
T <sub>BIAS</sub>	Temperature Under Bias	-40 to +125	°C
T <sub>STG</sub>	Storage Temperature	-60 to +150	οС
$P_{T}$	Power Dissipation	1.0	W
Іоит	DC Output Current	rent 20	

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### n OPERATING RANGE

RANG	AMBIENT TEMPERATURE	Vcc
Commercial	0°C to + 70°C	2.4V ~ 5.5V
Industrial	-40°C to + 85°C	2.4V ~ 5.5V

## n CAPACITANCE $^{(1)}$ (T<sub>A</sub> = 25°C, f = 1.0MHz)

SYMBOL	PAMAMETER	CONDITIONS	MAX.	UNITS
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	6	pF
C <sub>IO</sub>	Input/Output Capacitance	$V_{I/O} = 0V$	8	pF

<sup>1.</sup> This parameter is guaranteed and not 100% tested.

<sup>2. –2.0</sup>V in case of AC pulse width less than 30 ns.



## n DC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> =-40°C to +85°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS	MIN.	<b>TYP.</b> <sup>(1)</sup>	MAX.	UNITS	
V <sub>cc</sub>	Power Supply			2.4	-	5.5	٧
V <sub>IL</sub>	Input Low Voltage			-0.5 <sup>(2)</sup>		0.8	V
V <sub>IH</sub>	Input High Voltage			2.2		V <sub>CC</sub> +0.3 <sup>(3)</sup>	V
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>				1	uA
I <sub>LO</sub>	Output Leakage Current	$\frac{V_{I/O}}{CE1} = 0V \text{ to } V_{CC},$ $\frac{V_{I/O}}{CE1} = V_{IH} \text{ or } CE2 = V_{IL}, \text{ or } \overline{OE} = V_{IL}$			1	uA	
V <sub>OL</sub>	Output Low Voltage	$V_{CC} = Max$ , $I_{OL} = 2.0mA$		-		0.4	٧
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0mA		2.4			V
Icc <sup>(5)</sup>	Operating Power Supply Current	$\overline{\text{CE1}} = \text{V}_{\text{IL}}$ and $\text{CE2} = \text{V}_{\text{IH}}$ , $\text{I}_{\text{DQ}} = \text{0mA}$ , $\text{f} = \text{F}_{\text{MAX}}^{(4)}$	V <sub>CC</sub> =3.0V V <sub>CC</sub> =5.0V			31 76	mA
I <sub>CC1</sub>	Operating Power Supply Current	$\overline{\text{CE1}} = \text{V}_{\text{IL}}$ and $\text{CE2} = \text{V}_{\text{IH}},$ $\text{I}_{\text{DQ}} = \text{0mA}, \text{ f} = \text{1MHz}$	V <sub>CC</sub> =3.0V V <sub>CC</sub> =5.0V			2 10	mA
I <sub>CCSB</sub>	Standby Current – TTL	$\overline{\text{CE1}} = \text{V}_{\text{IH}}, \text{ or CE2} = \text{V}_{\text{IL}}, \\ \text{I}_{\text{DQ}} = 0\text{mA} \\ \text{V}_{\text{CC}} = 5.0\text{V}$				1.0 2.0	mA
I <sub>CCSB1</sub> <sup>(6)</sup>	Standby Current – CMOS	$\label{eq:center_constraint} \begin{split} \overline{CE1} & \! \ge \! V_{CC}\text{-}0.2V \text{ or } CE2 \! \le \! 0.2V, \\ V_{IN} \! \ge \! V_{CC}\text{-}0.2V \text{ or } V_{IN} \! \le \! 0.2V \end{split}$	V <sub>CC</sub> =3.0V V <sub>CC</sub> =5.0V		0.8 3.5	8.0 50	uA

- 1. Typical characteristics are at  $T_A$ =25 $^{\circ}$ C and not 100% tested.
- 2. Undershoot: -1.0V in case of pulse width less than 20 ns.
- 3. Overshoot:  $V_{CC}$ +1.0V in case of pulse width less than 20 ns.


- 4.  $F_{MAX}{=}1/t_{RC}$  5.  $I_{CC~(MAX.)}$  is 30mA/75mA at  $V_{CC}{=}3.0V/5.0V$  and  $T_{A}{=}70^{O}C.$  6.  $I_{CCSB1(MAX.)}$  is 4.0uA/25uA at  $V_{CC}{=}3.0V/5.0V$  and  $T_{A}{=}70^{O}C.$

## n DATA RETENTION CHARACTERISTICS (T<sub>A</sub> = -40°C to +85°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
$\mathbf{V}_{DR}$	V <sub>CC</sub> for Data Retention	$\label{eq:center} \begin{array}{ c c }\hline \hline CE1 {\ge} V_{CC}\text{-}0.2V \text{ or } CE2 {\le} 0.2V,\\ V_{IN} {\ge} V_{CC}\text{-}0.2V \text{ or } V_{IN} {\le} 0.2V \end{array}$	1.5			V
I <sub>CCDR</sub> <sup>(3)</sup>	Data Retention Current	$\label{eq:center} \begin{array}{ c c }\hline \hline CE1 {\ge} V_{CC}\text{-}0.2V \text{ or } CE2 {\le} 0.2V,\\ V_{IN} {\ge} V_{CC}\text{-}0.2V \text{ or } V_{IN} {\le} 0.2V \end{array}$		0.4	4.0	uA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	Con Detection Wayness	0			ns
t <sub>R</sub>	Operation Recovery Time	See Retention Waveform	t <sub>RC</sub> (2)	1	1	ns

<sup>1.</sup>  $V_{CC}$ =1.5V,  $T_A$ =25 $^{O}$ C and not 100% tested.

## n LOW V<sub>CC</sub> DATA RETENTION WAVEFORM (1) (CE1 Controlled)




<sup>2.</sup> t<sub>RC</sub> = Read Cycle Time.

<sup>3.</sup>  $I_{CCRD(Max.)}$  is 2.0uA at  $T_A=70^{\circ}C$ .




### n LOW Vcc DATA RETENTION WAVEFORM (2) (CE2 Controlled)



#### n AC TEST CONDITIONS

(Test Load and Input/Output Reference)

Input Pulse Le	Vcc / 0V	
Input Rise and	Fall Times	1V/ns
Input and Outp Reference Lev		0.5Vcc
Output Lood	$t_{\text{CLZ}},t_{\text{OLZ}},t_{\text{CHZ}},t_{\text{OHZ}},t_{\text{WHZ}}$	C <sub>L</sub> = 5pF+1TTL
Output Load	Others	$C_L = 30pF+1TTL$



<sup>1.</sup> Including jig and scope capacitance.

#### n KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM "H" TO "L"	WILL BE CHANGE FROM "H" TO "L"
	MAY CHANGE FROM "L" TO "H"	WILL BE CHANGE FROM "L" TO "H"
	DON'T CARE ANY CHANGE PERMITTED	CHANGE : STATE UNKNOW
$\longrightarrow$	DOES NOT APPLY	CENTER LINE IS HIGH INPEDANCE "OFF" STATE

## n AC ELECTRICAL CHARACTERISTICS ( $T_A = -40^{\circ}$ C to +85°C)


### **READ CYCLE**

JEDEC PARAMETER NAME	PARANETER NAME	DESCRIPTION			E TIME = 3.0~5 TYP.			E TIME = 2.7~5 TYP.		UNITS
t <sub>AVAX</sub>	t <sub>RC</sub>	Read Cycle Time		55			70			ns
t <sub>AVQX</sub>	t <sub>AA</sub>	Address Access Time				55			70	ns
t <sub>E1LQV</sub>	t <sub>ACS1</sub>	Chip Select Access Time	(CE1)			55			70	ns
t <sub>E2HQV</sub>	t <sub>ACS2</sub>	Chip Select Access Time	(CE2)			55			70	ns
t <sub>GLQV</sub>	toE	Output Enable to Output Valid				25			30	ns
t <sub>E1LQX</sub>	t <sub>CLZ1</sub>	Chip Select to Output Low Z	(CE1)	10			10			ns
t <sub>E2HQX</sub>	t <sub>CLZ2</sub>	Chip Select to Output Low Z	(CE2)	10			10			ns
t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Low Z		10			10			ns
t <sub>E1HQZ</sub>	t <sub>CHZ1</sub>	Chip Select to Output High Z	(CE1)			30			35	ns
t <sub>E2LQZ</sub>	t <sub>CHZ2</sub>	Chip Select to Output High Z	(CE2)			30			35	ns
t <sub>GHQZ</sub>	t <sub>OHZ</sub>	Output Enable to Output High Z				25			30	ns
t <sub>AVQX</sub>	t <sub>OH</sub>	Data Hold from Address Change		10			10			ns




### n SWITCHING WAVEFORMS (READ CYCLE)


## READ CYCLE 1 (1,2,4)



## READ CYCLE 2 (1,3,4)



## READ CYCLE 3 (1,4)



### NOTES:

- 1. WE is high in read Cycle.
- 2. Device is continuously selected when  $\overline{CE1} = V_{IL}$  and  $CE2 = V_{IH}$ .
- 3. Address valid prior to or coincident with CE1 transition low and/or CE2 transition high.
- 4.  $\overline{OE} = V_{IL}$ .
- 5. Transition is measured  $\pm$  500mV from steady state with  $C_L$  = 5pF. The parameter is guaranteed but not 100% tested.




# n AC ELECTRICAL CHARACTERISTICS ( $T_A = -40^{\circ}$ C to +85°C)

### **WRITE CYCLE**

JEDEC PARAMETER NAME	PARANETER NAME	DESCRIPTION		E TIME = 3.0~5 TYP.	5.5V)		E TIME = 2.7~5 TYP.		UNITS
t <sub>AVAX</sub>	t <sub>wc</sub>	Write Cycle Time	55			70			ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Chip Select to End of Write	0			0			ns
t <sub>AVWH</sub>	t <sub>AW</sub>	Address Set up Time	40			50			ns
t <sub>E1LWH</sub>	t <sub>CW</sub>	Address Valid to End of Write	40			50			ns
twLwH	t <sub>WP</sub>	Write Pulse Width	30			35			ns
t <sub>WHAX</sub>	t <sub>WR1</sub>	Write Recovery Time (CE1, WE)	0			0			ns
t <sub>E2LAX</sub>	t <sub>WR2</sub>	Write Recovery Time (CE2)	0			0			ns
twLQZ	t <sub>WHZ</sub>	Write to Output High Z			25			30	ns
t <sub>DVWH</sub>	t <sub>DW</sub>	Data to Write Time Overlap	25			30			ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold from Write Time	0			0			ns
t <sub>GHQZ</sub>	t <sub>OHZ</sub>	Output Disable to Output in High Z			25		-	30	ns
t <sub>WHQX</sub>	t <sub>ow</sub>	End of Write to Output Active	5			5			ns


## n SWITCHING WAVEFORMS (WRITE CYCLE)

## WRITE CYCLE 1 (1)





### WRITE CYCLE 2 (1,6)



### NOTES:


- 1. WE must be high during address transitions.
- The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- t<sub>WR</sub> is measured from the earlier of CE1 or WE going high or CE2 going low at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the  $\overline{\text{CE1}}$  low transition or the CE2 high transition occurs simultaneously with the  $\overline{\text{WE}}$  low transitions or after the  $\overline{\text{WE}}$  transition, output remain in a high impedance state.
- 6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).
- 7.  $D_{\text{OUT}}$  is the same phase of write data of this write cycle.
- 8.  $D_{\text{OUT}}$  is the read data of next address.
- 9. If CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured  $\pm$  500mV from steady state with  $C_L$  = 5pF.

The parameter is guaranteed but not 100% tested.

 $11.t_{CW}$  is measured from the later of  $\overline{CE1}$  going low or CE2 going high to the end of write.




#### n ORDERING INFORMATION



#### Note:

BSI (Brilliance Semiconductor Inc.) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.

#### n PACKAGE DIMENSIONS




SYMBOL	INCH	MM
Α	0.0433± 0.004	1.10± 0.10
A1	0.004± 0.002	0.10± 0.05
A2	0.039± 0.002	1.00± 0.05
ь	0.012 ~ 0.018	0.30 ~ 0.45
bl	0.012 ~ 0.016	0.30 ~ 0.40
С	0.005 ~ 0.008	0.12 ~ 0.21
c1	0.005 ~ 0.006	0.12 ~ 0,16
D	0.725± 0.004	18.41± 0.10
Е	0.400± 0.004	10.16± 0.10
E1	0.463± 0.008	11.76± 0.20
е	0.0315± 0.004	0.80± 0.10
L	0.0197± 0.004	0.50± 0.10
L1	0.0315± 0.004	0.80± 0.10
у	0.004 Max.	0.1 Max.
θ	0. ~ 8.	0. ~ 8.

TSOP II-44



### n PACKAGE DIMENSIONS (continued)




48 mini-BGA (9mm x 12mm)

#### NOTES:

- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

N	D	E	D1	E1	е
48	12.0	9.0	5.25	3.75	0.75





### n Revision History

Revision No.	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
2.2	Add Icc1 characteristic parameter Improve Iccsb1 spec. I-grade from 110uA to 50uA at 5.0V 10uA to 8.0uA at 3.0V C-grade from 55uA to 25uA at 5.0V 5.0uA to 4.0uA at 3.0V	Jan. 13, 2006	
2.3	Change I-grade operation temperature range - from -25°C to -40°C Change Iccdr spec. I-grade from 2.5uA to 4.0uA C-grade from 1.3uA to 2.0uA Typical from 0.8 to 0.4uA	May. 25, 2006	