

PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR

Description


The Si5323 is a jitter-attenuating precision clock multiplier for high-speed communication systems, including SONET OC-48/OC-192, Ethernet, and Fibre Channel. The Si5323 accepts dual clock inputs ranging from 8 kHz to 707 MHz and generates two equal frequency-multiplied clock outputs ranging from 8 kHz to 1050 MHz. The input clock frequency and clock multiplication ratio are selectable from a table of popular SONET. Ethernet, and Fibre Channel rates. The Si5323 is based on Silicon Laboratories' 3rdgeneration DSPLL[®] technology, which provides anyrate frequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The DSPLL loop bandwidth is digitally programmable, providing jitter performance optimization at the application level. Operating from a single 1.8, 2.5, or 3.3 V supply, the Si5323 is ideal for providing clock multiplication and jitter attenuation in high performance timing applications.

Applications

- SONET/SDH OC-48/OC-192 line cards
- GbE/10GbE, 1/2/4/8/10GFC line cards
- ITU G.709 line cards
- Optical modules
- Test and measurement

Features

- Selectable output frequencies ranging from 8 kHz to 1050 MHz
- Ultra-low jitter clock outputs with jitter generation as low as 0.3 ps rms (50 kHz–80 MHz)
- Integrated loop filter with selectable loop bandwidth (60 Hz to 8.4 kHz)
- Meets OC-192 GR-253-CORE jitter specifications
- Dual clock inputs w/manual or automatically controlled hitless switching
- Dual clock outputs with selectable signal format (LVPECL, LVDS, CML, CMOS)
- Support for ITU G.709 FEC ratios (255/238, 255/237, 255/236)
- LOL, LOS alarm outputs
- Pin-controlled output phase adjust
- Pin-programmable settings
- On-chip voltage regulator for 1.8, 2.5, or 3.3 V ±10% operation
- Small size: 6 x 6 mm 36-lead QFN
- Pb-free, ROHS compliant



Preliminary Rev. 0.2 3/07 Copyright © 2007 by Silicon Laboratories

Si5323

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Table 1. Performance Specifications (V_{DD} = 1.8, 2.5, or 3.3 V ±10%, T_A = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Temperature Range	T _A		-40	25	85	°C
Supply Voltage	V _{DD}		2.97	3.3	3.63	V
			2.25	2.5	2.75	V
			1.62	1.8	1.98	V
Supply Current	I _{DD}	f _{OUT} = 622.08 MHz Both CKOUTs enabled LVPECL format output		251	279	mA
		CKOUT2 disabled	—	217	243	mA
		f _{OUT} = 19.44 MHz Both CKOUTs enabled CMOS format output	—	204	234	mA
		CKOUT2 disabled	—	194	220	mA
		Tristate/Sleep Mode		TBD	TBD	mA
Input Clock Frequency (CKIN1, CKIN2)	CK _F	Input frequency and clock multiplication ratio pin-select-	0.008	_	707.35	MHz
Output Clock Frequency (CKOUT1, CKOUT2)	CK _{OF}	able from table of values using FRQSEL and FRQTBL settings. Consult Silicon Lab- oratories configuration soft- ware DSPLL <i>sim</i> or Any-Rate Precision Clock Family Ref- erence Manual at www.silabs.com/timing for table selections.	0.008	_	1049.76	MHz
Input Clocks (CKIN1, CK	IN2)					
Differential Voltage Swing	CK _{NDPP}		0.25		1.9	VPP
Common Mode Voltage	CK _{NVCM}	1.8V ±10%	0.9		1.4	V
		2.5V ±10%	1.0		1.7	V
		3.3V ±10%	1.1		1.95	V
Rise/Fall Time	CK _{NTRF}	20–80%	—		11	ns
Duty Cycle	CK _{NDC}	Whichever is less	40		60	%
			50		—	ns
Output Clocks (CKOUT1,	CKOUT2)	·				
Common Mode	V _{OCM}	LVPECL	V _{DD} – 1.42		V _{DD} – 1.25	V
Differential Output Swing	V _{OD}	100 Ω load line-to-line	1.1		1.9	V
Single Ended Output Swing	V_{SE}		0.5	—	0.93	V
		of device specifications, please co nis document can be downloaded				recision




Table 1. Performance Specifications (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit		
Rise/Fall Time	CKO _{TRF}	20–80%	_	230	350	ps		
Duty Cycle	CKO _{DC}		45	—	55	%		
PLL Performance								
Jitter Generation	J _{GEN}	f _{OUT} = 622.08 MHz, LVPECL output format 50 kHz–80 MHz	_	0.3	TBD	ps rms		
		12 kHz–20 MHz	_	0.3	TBD	ps rms		
Jitter Transfer	J _{PK}		_	0.05	0.1	dB		
External Reference Jitter Transfer	J _{PKEXTN}		_	TBD	TBD	dB		
Phase Noise	CKO _{PN}	f _{OUT} = 622.08 MHz 100 Hz offset	_	TBD	TBD	dBc/Hz		
		1 kHz offset	_	TBD	TBD	dBc/Hz		
		10 kHz offset	_	TBD	TBD	dBc/Hz		
		100 kHz offset	_	TBD	TBD	dBc/Hz		
		1 MHz offset	_	TBD	TBD	dBc/Hz		
Subharmonic Noise	SP _{SUBH}	Phase Noise @ 100 kHz Off- set	_	TBD	TBD	dBc		
Spurious Noise	SP _{SPUR}	Max spur @ n x F3 (n ≥ 1, n x F3 < 100 MHz)	_	TBD	TBD	dBc		
Package				•	•			
Thermal Resistance θ_{JA} Still Air-38-°C/WJunction to Ambient								
		f device specifications, please cor nis document can be downloaded f				Precision		

Table 2. Absolute Maximum Ratings

Parameter	Symbol	Value	Unit			
DC Supply Voltage	V _{DD}	-0.5 to 3.6	V			
LVCMOS Input Voltage	V _{DIG}	–0.3 to (V _{DD} + 0.3)	V			
Operating Junction Temperature	T _{JCT}	–55 to 150	С			
Storage Temperature Range	T _{STG}	–55 to 150	С			
ESD HBM Tolerance (100 pF, 1.5 k Ω)		2	kV			
ESD MM Tolerance 200						
atch-Up Tolerance JESD78 Compliant						
Note: Permanent device damage may occur if the Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.						






155.52 MHz in, 622.08 MHz out







3. Assumes manual input clock selection.

Figure 2. Si5323 Typical Application Circuit



1. Functional Description

The Si5323 is a jitter-attenuating precision clock multiplier for high-speed communication systems, including SONET OC-48/OC-192, Ethernet, and Fibre Channel. The Si5323 accepts dual clock inputs ranging from 8 kHz to 707 MHz and generates two frequencymultiplied clock outputs ranging from 8 kHz to 1050 MHz. The two input clocks are at the same frequency and the two output clocks are at the same frequency. The input clock frequency and clock multiplication ratio are selectable from a table of popular SONET, Ethernet, and Fibre Channel rates. In addition to providing clock multiplication in SONET and datacom applications, the Si5323 supports SONET-to-datacom frequency translations. Silicon Laboratories offers a PCbased software utility, DSPLLsim, that can be used to look up valid Si5323 frequency translations. This utility can be downloaded from www.silabs.com/timing. This information is also available in the Any-Rate Precision Clock Family Reference Manual, also available from www.silabs.com/timing.

The Si5323 is based on Silicon Laboratories' 3rdgeneration DSPLL[®] technology, which provides anyrate frequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The Si5323 PLL loop bandwidth is selectable via the BWSEL[1:0] pins and supports a range from 60 Hz to 8.4 kHz. The DSPLL*sim* software utility can be used to calculate valid loop bandwidth settings for a given input clock frequency/clock multiplication ratio.

The Si5323 supports hitless switching between the two input clocks in compliance with GR-253-CORE and GR-1244-CORE that greatly minimizes the propagation of phase transients to the clock outputs during an input clock transition (<200 ps typ). Manual and automatic revertive and non-revertive input clock switching options are available via the AUTOSEL input pin. The Si5323 monitors both input clocks for loss-of-signal and provides a LOS alarm when it detects missing pulses on either input clock. The device monitors the lock status of the PLL. The lock detect algorithm works by continuously monitoring the phase of the input clock in relation to the phase of the feedback clock.

The Si5323 provides a digital hold capability that allows the device to continue generation of a stable output clock when the selected input reference is lost. During digital hold, the DSPLL generates an output frequency based on a historical average that existed a fixed amount of time before the error event occurred, eliminating the effects of phase and frequency transients that may occur immediately preceding digital hold.

The Si5323 has two differential clock outputs. The electrical format of the clock outputs is programmable to support LVPECL, LVDS, CML, or CMOS loads. If not required, the second clock output can be powered down to minimize power consumption. The phase difference between the selected input clock and the output clocks is adjustable in 200 ps increments for system skew control. For system-level debugging, a bypass mode is available which drives the output clock directly from the input clock, bypassing the internal DSPLL. The device is powered by a single 1.8, 2.5, or 3.3 V supply.

1.1. External Reference

An external, 38.88 MHz clock or a low-cost 114.285 MHz 3rd overtone crystal is used as part of a fixed-frequency oscillator within the DSPLL. This external reference is required for the device to perform jitter attenuation. Silicon Laboratories recommends using a high-quality crystal from TXC (www.txc.com.tw), part number 7MA1400014. An external 38.88 MHz clock from a high quality OCXO or TCXO can also be used as a reference for the device.

In digital hold, the DSPLL remains locked to this external reference. Any changes in the frequency of this reference when the DSPLL is in digital hold will be tracked by the output of the device. Note that crystals can have temperature sensitivities.


1.2. Further Documentation

Consult the Silicon Laboratories Any-Rate Precision Clock Family Reference Manual (FRM) for more detailed information about the Si5323. The FRM can be downloaded from www.silabs.com/timing.

Silicon Laboratories has developed a PC-based software utility called DSPLL*sim* to simplify device configuration, including frequency planning and loop bandwidth selection. This utility can be downloaded from www.silabs.com/timing.



2. Pin Descriptions: Si5323



Pin assignments are preliminary and subject to change. Table 3. Si5323 Pin Descriptions

Pin #	Pin Name	I/O	Signal Level	Description
1	RST	Ι	LVCMOS	External Reset. Active low input that performs external hardware reset of device. Resets all internal logic to a known state. <u>Clock outputs</u> are tristated during reset. After rising edge of RST signal, the Si5323 will perform an internal self-calibration. This pin has a weak pull-up.
2	FRQTBL	I	3-Level	Frequency Table Select. Selects SONET/SDH, datacom, or SONET/SDH to datacom frequency table. L = SONET/SDH M = Datacom H = SONET/SDH to Datacom This pin has a weak pull-down.
3	C1B	0	LVCMOS	 CKIN1 Loss of Signal. Active high loss-of-signal indicator for CKIN1. Once triggered, the alarm will remain active until CKIN1 is validated. 0 = CKIN1 present 1 = LOS on CKIN1
4	C2B	0	LVCMOS	CKIN2 Loss of Signal. Active high loss-of-signal indicator for CKIN2. Once trig- gered, the alarm will remain active until CKIN2 is validated. 0 = CKIN2 present 1 = LOS on CKIN2



Pin #	Pin Name	I/O	Signal Level	Description		
5, 10, 32	V _{DD}	V _{DD}	Supply	$\label{eq:supply} \begin{array}{l} \textbf{Supply.} \\ The device operates from a 1.8, 2.5, or 3.3 V supply. Bypass capacitors should be associated with the following V_{DD} pins: \\ 5 & 0.1 \ \mu F \\ 10 & 0.1 \ \mu F \\ 32 & 0.1 \ \mu F \\ A 1.0 \ \mu F \ should be placed as close to device as is practical. \end{array}$		
7 6	XB XA	Ι	Analog	External Crystal or Reference Clock. External crystal should be connected to these pins to use internal oscillator based reference. If external reference is used, apply reference clock to XA input and leave XB pin floating. External reference must be from a high-quality clock source (TCXO, OCXO). Frequency of crystal or external clock is set by the RATE pin.		
8, 31	GND	GND	Supply	Ground. Must be connected to system ground. Minimize the ground path impedance for optimal performance of this device.		
9	AUTOSEL	I	3-Level	Manual/Automatic Clock Selection. Three level input that selects the method of input clock selec- tion to be used. L = Manual M = Automatic non-revertive H = Automatic revertive		
11 15	RATE0 RATE1	1	3-Level	External Crystal or Reference Clock Rate.Three level input that selects the type and rate of externalcrystal or reference clock to be applied to the XA/XB port.RATE[1:0]LMLM= 38.88 MHz external clockMM= 114.285 MHz 3rd OT CrystalHH= Converts part to Si5322All Others= Reserved		
12 13	CKIN2+ CKIN2–	Ι		Clock Input 2. Differential input clock. This input can also be driven with a single-ended signal. Input frequency selected from a table of values. The same frequency must be applied to CKIN1 and CKIN2.		
14	DBL2_BY	Ι	3-Level	Output 2 Disable/Bypass Mode Control. Controls enable of CKOUT2 divider/output buffer path and PLL bypass mode. L = CKOUT2 enabled M = CKOUT2 disabled H = Bypass mode with CKOUT2 enabled		



Pin #	Pin Name	I/O	Signal Level	Description
16 17	CKIN1+ CKIN1–	I	Multi	Clock Input 1. Differential input clock. This input can also be driven with a single-ended signal. Input frequency selected from a table of values. The same frequency must be applied to CKIN1 and CKIN2.
18	LOL	0	LVCMOS	 PLL Loss of Lock Indicator. This pin functions as the active high PLL loss of lock indicator. 0 = PLL locked 1 = PLL unlocked
19	DEC	Ι	LVCMOS	Latency Decrement. A pulse on this pin decreases the input to output device latency by 1/f _{OSC} (approximately 200 ps). There is no limit on the range of latency adjustment by this method. If both INC and DEC are tied high, phase buildout is disabled and the device maintains a fixed-phase relationship between the selected input clock and the output clock during an input clock transition. Detailed operations and timing characteris- tics for this pin may be found in the Any-Rate Precision Clock Family Reference Manual. This pin has a weak pull-down.
20	INC	I	LVCMOS	Latency Increment. A pulse on this pin increases the input to output device latency by 1/f _{OSC} (approximately 200 ps). There is no limit on the range of latency adjustment by this method. If both INC and DEC are tied high, phase buildout is disabled and the device maintains a fixed-phase relationship between the selected input clock and the output clock during an input clock transition. Detailed operations and timing characteris- tics for this pin may be found in the Any-Rate Precision Clock Family Reference Manual. This pin has a weak pull-down.
21	CS_CA	I/O	LVCMOS	Input Clock Select/Active Clock Indicator. If manual clock selection mode is chosen (AUTOSEL = L), this pin functions as the manual input clock selector. This input is internally deglitched to prevent inadvertent clock switching during changes in the CS input state. 0 = Select CKIN1 1 = Select CKIN2 If automatic clock selection mode is chosen (AUTOSEL = M or H), this pin indicates which of the two input clocks is cur- rently the active clock. If alarms exist on both CKIN1 and CKIN2, indicating that the digital hold state has been entered, CA will indicate the last active clock that was used before entering the hold state. 0 = CKIN1 active input clock 1 = CKIN2 active input clock





Pin #	Pin Name	I/O	Signal Level	Description				
23 22	BWSEL1 BWSEL0	1	3-Level	Bandwidth Select. Three level inputs that select the DSPLL closed loop band- width. Detailed operations and timing characteristics for these pins may be found in the Any-Rate Precision Clock Family Reference Manual.				
27 26 25 24	FRQSEL3 FRQSEL2 FRQSEL1 FRQSEL0	1	3-Level	Three level plication rat the Any-Ra DSPLL <i>sim</i>	Multiplier Select. Three level inputs that select the input clock and clock multiplication ratio, depending on the FRQTBL setting. Consult the Any-Rate Precision Clock Family Reference Manual or DSPLL <i>sim</i> configuration software for settings, both available for download at www.silabs.com/timing.			
29 28	CKOUT1– CKOUT1+	0	Multi	Clock Output 1. Differential output clock with a frequency selected from a table of values. Output signal format is selected by SFOUT pins. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs.				
33 30	SFOUT0 SFOUT1	I	3-Level	Signal Format Select. Three level inputs that select the output signal format (common mode voltage and differential swing) for both CKOUT1 and CKOUT2.			`	
					SFOUT[1:0]	Signal Format		
					HH	Reserved		
				HM Reserved				
					HL	CML		
					MH	LVPECL		
					MM	Reserved		
					ML	LVDS		
					LH	CMOS		
					LM	Tristate/Sleep		
					LL	Reserved		
34 35	CKOUT2– CKOUT2+	0	Multi	Clock Output 2. Differential output clock with a frequency selected from a table of values. Output signal format is selected by SFOUT pins. Output is differential for LVPECL, LVDS, and CML com- patible modes. For CMOS format, both output pins drive identical single-ended clock outputs.				
36	NC	-	_	No Connect. These pins must be left unconnected for normal operation.				
GND PAD	GND	GND	Supply	Ground Pad. The ground pad must provide a low thermal and electrical impedance to a ground plane.				

Table 3. Si5323 Pin Descriptions	(Continued)
----------------------------------	-------------




3. Ordering Guide


Ordering Part Number	ing Part Number Package Ten	
Si5323-B-GM	36-Lead 6 x 6 mm QFN	–40 to 85 °C



4. Package Outline: 36-Lead QFN

Figure 3 illustrates the package details for the Si5323. Table 4 lists the values for the dimensions shown in the illustration.





Symbol	Millimeters					
	Min	Nom	Мах			
A	0.80	0.85	0.90			
A1	0.00	0.01	0.05			
b	0.18	0.23	0.30			
D	6.00 BSC					
D2	3.95	4.10	4.25			
е	0.50 BSC					
E	6.00 BSC					
E2	3.95	4.10	4.25			

Table 4. Package Dimensions

Symbol	Millimeters		
	Min	Nom	Max
L	0.50	0.60	0.75
θ			12°
aaa			0.10
bbb		_	0.10
CCC		_	0.05
ddd		_	0.10
eee		_	0.05

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC outline MO-220, variation VJJD.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



5. Recommended PCB Layout




Figure 4. PCB Land Pattern Diagram



Dimension	MIN	MAX	
е	0.50 BSC.		
Е	5.42 REF.		
D	5.42 REF.		
E2	4.00	4.20	
D2	4.00	4.20	
GE	4.53	—	
GD	4.53	—	
Х	—	0.28	
Y	0.89 REF.		
ZE	—	6.31	
ZD	—	6.31	

Notes (General):

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on IPC-SM-782 guidelines.

4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Notes (Solder Mask Design):

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Notes (Stencil Design):

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- **3.** The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
- **4.** A 4 x 4 array of 0.80 mm square openings on 1.05 mm pitch should be used for the center ground pad.

Notes (Card Assembly):

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



DOCUMENT CHANGE LIST

Revision 0.1 to Revision 0.2

- Changed LVTTL to LVCMOS in Table 2, "Absolute Maximum Ratings," on page 3.
- Added Figure 1, "Typical Phase Noise Plot," on page 4.
- Updated Figure 2, "Si5323 Typical Application Circuit," on page 5 to show external reference interface.
- Added RATE0 and expanded the RATE[1:0] description in 2. 'Pin Descriptions: Si5323".
- Updated 3."Ordering Guide" on page 11.
- Added 5. 'Recommended PCB Layout".



CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Email: Clockinfo@silabs.com Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

