MEMORY Mobile FCRAMTM cmos

32 M Bit (2 M word×16 bit) Mobile Phone Application Specific Memory

MB82DBS02163C-70L

■ DESCRIPTION

The FUJITSU MB82DBS02163C is a CMOS Fast Cycle Random Access Memory (FCRAM*) with asynchronous Static Random Access Memory (SRAM) interface containing 33,554,432 storages accessible in a 16-bit format. MB82DBS02163C is utilized using a FUJITSU advanced FCRAM core technology and improved integration in comparison to regular SRAM. The MB82DBS02163C adopts asynchronous page mode and synchronous burst mode for fast memory access as user configurable options.

This MB82DBS02163C is suited for mobile applications such as Cellular Handset and PDA.

*: FCRAM is a trademark of Fujitsu Limited, Japan

■ FEATURES

- Asynchronous SRAM Interface
- Fast Access Time : tce = 70 ns Max
- 8 words Page Access Capability: tPAA = 20 ns Max
- Burst Read/Write Access Capability: tac = 12 ns Max
- Low Voltage Operating Condition: VDD = +1.65 V to +1.95 V
- Wide Operating Temperature : T_A = -30 °C to +85 °C
- Byte Control by LB and UB
- Low-Power Consumption : IDDA1 = 30 mA Max

 $I_{DDS1} = 80 \mu A Max$

· Various Power Down mode : Sleep

4 M-bit Partial 8 M-bit Partial


Shipping Form: Wafer/Chip, 71-ball plastic FBGA package



■ PRODUCT LINEUP

Parameter	MB82DBS02163C-70L
Access Time (Max) (tce, taa)	70 ns
CLK Access Time (Max) (tac)	12 ns
Active Current (Max) (Idda1)	30 mA
Standby Current (Max) (IDDS1)	80 μΑ
Power Down Current (Max) (IDDPS)	10 μΑ


■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin Name	Description
A ₂₀ to A ₀	Address Input
CE1	Chip Enable 1 (Low Active)
CE2	Chip Enable 2(High Active)
WE	Write Enable (Low Active)
ŌĒ	Output Enable (Low Active)
LB	Lower Byte Control (Low Active)
ŪB	Upper Byte Control (Low Active)
CLK	Clock Input
ĀDV	Address Valid Input (Low Active)
WAIT	Wait Output
DQ8 to DQ1	Lower Byte Data Input/Output
DQ ₁₆ to DQ ₉	Upper Byte Data Input/Output
V _{DD}	Power Supply Voltage
Vss	Ground
NC	No Connection

■ BLOCK DIAGRAM



■ FUNCTION TRUTH TABLE

1. Asynchronous Operation (Page Mode)

Mode	CE2	CE ₁	CLK	ADV	WE	ŌΕ	LB	ŪB	A ₂₀ to A ₀	DQ ₈ to DQ ₁	DQ ₁₆ to DQ ₉	WAIT
Standby (Deselect)	Н	Н	Х	Х	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z
Output Disable*1			Χ	*3	Н	Н	Х	Х	*5	High-Z	High-Z	High-Z
Output Disable (No Read)			Х	*3			Н	Н	Valid	High-Z	High-Z	High-Z
Read (Upper Byte)			Х	*3			Н	L	Valid	High-Z	Output Valid	High-Z
Read (Lower Byte)			Х	*3	Н	L	L	Н	Valid	Output Valid	High-Z	High-Z
Read (Word)	Н	L	Х	*3			L	L	Valid	Output Valid	Output Valid	High-Z
Page Read			Χ	*3			L/H	L/H	Valid	*6	*6	High-Z
No Write			Χ	*3			Н	Н	Valid	Invalid	Invalid	High-Z
Write (Upper Byte)			Χ	*3			Н	L	Valid	Invalid	Input Valid	High-Z
Write (Lower Byte)			Х	*3	L	H*4	L	Н	Valid	Input Valid	Invalid	High-Z
Write (Word)			Х	*3			L	L	Valid	Input Valid	Input Valid	High-Z
Power Down*2	L	Х	Χ	Х	Χ	Х	Χ	Х	Х	High-Z	High-Z	High-Z

Note : $L = V_{IL}$, $H = V_{IH}$, X can be either V_{IL} or V_{IH} , High-Z = High Impedance

^{*1:} Should not be kept this logic condition longer than 1 µs.

^{*2:} Power Down mode can be entered from Standby state and all output are in High-Z state. Data retention depends on the selection of Partial Size for Power Down Program. Refer to "Power Down" in "■FUNCTIONAL DESCRIPTION" for the details.

^{*3: &}quot;L" for address pass through and "H" for address latch on the rising edge of ADV.

^{*4:} OE can be V_L during write operation if the following conditions are satisfied;

⁽¹⁾ Write pulse is initiated by CE1. Refer to "(14) Asynchronous Read/Write Timing #1-1 (CE1 Control)" in "■TIMING DIAGRAMS".

⁽²⁾ OE stays V_{IL} during Write cycle.

^{*5:} Can be either V_{IL} or V_{IH} but must be valid before Read or Write.

^{*6:} Output of upper and lower byte data is either Valid or High-Z depending on the level of LB and UB input.


2. Synchronous Operation (Burst Mode)


Mode	CE2	CE1	CLK	ADV	WE	OE	LB	ŪB	A ₂₀ to A ₀	DQ ₈ to DQ ₁	DQ ₁₆ to DQ ₉	WAIT
Standby(Deselect)		Н	Х	Χ	Х	Χ	Χ	Х	Χ	High-Z	High-Z	High-Z
Start Address Latch*1			<u></u> ★3	M	X*4	X*4			Valid*7	High-Z*8	High-Z*8	High-Z*11
Advance Burst Read to Next Address*1			*3		Н	L				Output Valid*9	Output Valid*9	Output Valid
Burst Read Suspend*1	Н	L	*3		П	Н	X*6	X*6		High-Z	High-Z	High*12
Advance Burst Write to Next Address*1			*3	Н	L*5	Н	X ***	X	Х	Input Valid* ¹⁰	Input Valid*10	High* ¹³
Burst Write Suspend*1			 *3		H*5	11				Input Invalid	Input Invalid	High*12
Terminate Burst Read		丕	Х		Н	Χ				High-Z	High-Z	High-Z
Terminate Burst Write		丕	Х		Χ	Н				High-Z	High-Z	High-Z
Power Down*2	L	Χ	Х	Х	Χ	Χ	Х	Χ	Х	High-Z	High-Z	High-Z


Note : L = V_{IL} , H = V_{IH} , X can be either V_{IL} or V_{IH} , $\sqrt{}$ = valid edge, $\sqrt{}$ = rising edge of Low pulse, High-Z = High impedance

- *1: Should not be kept this logic condition longer than 8 µs.
- *2: Power Down mode can be entered from Standby state and all output are in High-Z state. Data retention depends on the selection of Partial Size for Power Down Program. Refer to "Power Down" in "■FUNCTIONAL DESCRIPTION" for the details.
- *3: Valid clock edge shall be set on either rising or falling edge through CR set. CLK must be started and stable prior to memory access.
- *4: Can be either V_{IL} or V_{IH} except for the case the both of \overline{OE} and \overline{WE} are V_{IL} . It is prohibited to bring the both of \overline{OE} and \overline{WE} to V_{IL} .
- *5: When device is operating in "WE Single Clock Pulse Control" mode, WE is Don't care once write operation is determined by WE Low Pulse at the beginning of write access together with address latching. Burst write suspend feature is not supported in "WE Single Clock Pulse Control" mode.
- *6: Can be either V_L or V_H but must be valid before Read or Write is determined. And once <u>IB</u> and <u>IB</u> input levels are determined, they must not be changed until the end of burst.
- *7: Once valid address is determined, input address must not be changed during $\overline{ADV} = L$.
- *8: If $\overline{OE} = L$, output is either Invalid or High-Z depending on the level of \overline{LB} and \overline{UB} input. If $\overline{WE} = L$, input is Invalid. If $\overline{OE} = \overline{WE} = H$, output is High-Z.
- *9: Outputs is either Valid or High-Z depending on the level of \overline{LB} and \overline{UB} input.
- *10: Input is either Valid or Invalid depending on the level of LB and UB input.
- *11: Output is either High-Z or Invalid depending on the level of \overline{OE} and \overline{WE} input.
- *12: Keep the level from previous cycle except for suspending on last data. Refer to "WAIT Output Function" in "■FUNCTIONAL DESCRIPTION" for the details.
- *13: WAIT output is driven in High level during burst write operation.

■ STATE DIAGRAM







Note: Assuming all the parameters specified in AC CHARACTERISTICS are satisfied. Refer to the "■FUNCTIONAL DESCRIPTION", "2. AC Characteristics" in "■ELECTRICAL CHARACTERISTICS", and "■TIMING DIAGRAMS" for details.

■ FUNCTIONAL DESCRIPTION

This device supports asynchronous read, page read & normal write operation and synchronous burst read and burst write operation for faster memory access and features 3 kinds of power down modes for power saving as user configurable option.

• Power-up

It is required to follow the power-up timing to start executing proper device operation. Refer to "Power-up Timing". After Power-up, the device defaults to asynchronous page read & normal write operation mode with sleep power down feature.

• Configuration Register

The Configuration Register(CR) is used to configure the type of device function among optional features. Each selection of features is set through CR set sequence after power-up. If CR set sequence is not performed after power-up, the device is configured for asynchronous operation with sleep power down feature as default configuration.

CR Set Sequence

The CR set requires total 6 read/write cycles with unique address. Operation other than read/write operation requires that device being in standby mode. Following table shows the detail sequence.

Cycle #	Operation	Address	Data
#1	Read	1FFFFFh (MSB)	Read Data (RDa)
#2	Write	1FFFFFh	RDa
#3	Write	1FFFFFh	RDa
#4	Write	1FFFFFh	Х
#5	Write	1FFFFFh	Х
#6	Read	Address Key	Read Data (RDb)

The first cycle is to read from most significant address(MSB).

The second and third cycles are to write to MSB. If the second or third cycle is written into the different address, the CR set is cancelled and the data written by the second or third cycle is valid as a normal write operation. It is recommended to write back the data(RDa) read by first cycle to MSB in order to secure the data.

The forth and fifth cycles are to write to MSB. The data of forth and fifth cycle is don't-care. If the forth or fifth cycle is written into different address, the CR set is also cancelled, but write data may not be written as normal write operation.

The last cycle is to read from specific address key for mode selection. And read data(RDb) is invalid.

Once this CR set sequence is performed from an initial CR set to the other new CR set, the written data stored in memory cell array may be lost. So, it should perform the CR set sequence prior to regular read/write operation if necessary to change from default configuration.

• Address Key

The address key has the following format.

Address Pin	Register Name	Function	Key	Description	Note
			00	8 M-bit Partial	
Λ Λ	PS	Davidal O'	01	4 M-bit Partial	
A ₂₀ , A ₁₉ PS	Partial Size	10	Reserved for future use	*1	
		11	Sleep [Default]		
			000	Reserved for future use	*1
			001	Reserved for future use	*1
			010	8 words	
Λ to Λ	DI	Durat Langth	011	16 words	
A ₁₈ to A ₁₆	BL	Burst Length	100	Reserved for future use	*1
			101	Reserved for future use	*1
			110	Reserved for future use	*1
			111	Continuous	
Λ	N 4	Mode		Synchronous Mode (Burst Read / Write)	*2
A 15	M	iviode	1	Asynchronous Mode [Default] (Page Read / Normal Write)	*3
			000	Reserved for future use	*1
			001	3 clocks	
A ₁₄ to A ₁₂	RL	Read Latency	010	4 clocks	
			011	5 clocks	
			1xx	Reserved for future use	*1
Λ	DC	Durat Caguanaa	0	Reserved for future use	*1
A ₁₁	BS	Burst Sequence	1	Sequential	
^	CW	Cincela Muita	0	Burst Read & Burst Write	
A 10	SW	Single Write	1	Burst Read & Single Write	*4
Λ	\/_	Valid Clock	0	Falling Clock Edge	
A 9	VE	Edge	1	Rising Clock Edge	
A 8	_	_	1	Unused bits must be 1	*5
A ₇	WC	Write Control	0	WE Single Clock Pulse Control without Write Suspend Function	*4
			1	WE Level Control with Write Suspend Function	
A ₆ to A ₀		_	1	Unused bits must be 1	*5

^{*1:} It is prohibited to apply this key.

^{*2:} If M = 0, all the registers must be set with appropriate Key input at the same time.

^{*3:} If M = 1, PS must be set with appropriate Key input at the same time. Except for PS, all the other key inputs must be "1".

^{*4:} Burst Read & Single Write is not supported at WE Single Clock Pulse Control.

^{*5:} A_8 and A_6 to A_0 must be all "1" in any cases.

• Power Down

The Power Down is low power idle state controlled by CE2. CE2 Low drives the device in power down mode and maintains low power idle state as long as CE2 is kept Low. CE2 High resumes the device from power down mode.

This device has 3 power down modes, Sleep, 4 M-bit Partial, and 8 M-bit Partial.


The selection of power down mode is set through CR set sequence. Each mode has following data retention features.

Mode	Data Retention Size	Retention Address
Sleep [default]	No	N/A
4 M-bit Partial	4 M bits	000000h to 03FFFFh
8 M-bit Partial	8 M bits	000000h to 07FFFFh

The default state after power-up is Sleep and it is the lowest power consumption but all data will be lost once CE2 is brought to Low for Power Down. It is not required to perform CR set sequence to set to Sleep mode after power-up in case of asynchronous operation.


• Burst Read/Write Operation

Synchronous burst read/write operation provides faster memory access that synchronized to microcontroller or system bus frequency. Configuration Register(CR) Set is required to perform burst read & write operation after power-up. Once CR set sequence is performed to select synchronous burst mode, the device is configured to synchronous burst read/write operation mode with corresponding RL and BL that is set through CR set sequence together with operation mode. In order to perform synchronous burst read & write operation, it is required to control new signals, CLK, $\overline{\text{ADV}}$ and $\overline{\text{WAIT}}$ that Low Power SRAMs do not have.



(Continued)





• CLK Input Function

The CLK is input signal to synchronize memory to microcontroller or system bus frequency during synchronous burst read & write operation. The CLK input increments device internal address counter and the valid edge of CLK is referred for latency counts from address latch, burst write data latch, and burst read data output. During synchronous operation mode, CLK input must be supplied except for standby state and power down state. CLK is Don't care during asynchronous operation.

• ADV Input Function

The \overline{ADV} is input signal to latch valid address. It is applicable to synchronous operation as well as asynchronous operation. \overline{ADV} input is active during $\overline{CE1} = L$ and $\overline{CE1} = H$ disables \overline{ADV} input. All addresses are determined on the rising edge of \overline{ADV} .

During synchronous burst read/write operation, $\overline{ADV} = H$ disables all address inputs. Once \overline{ADV} is brought to High after valid address latch, it is inhibited to bring \overline{ADV} Low until the end of burst or until burst operation is terminated. \overline{ADV} Low pulse is mandatory for synchronous burst read/write operation mode to latch the valid address input.

During asynchronous operation, $\overline{ADV} = H$ also disables all address inputs. \overline{ADV} can be tied to Low during asynchronous operation and it is not necessary to control \overline{ADV} to High.

• WAIT Output Function

The WAIT is output signal to indicate data bus status when the device is operating in synchronous burst mode.

During burst read operation, \overline{WAIT} output is enabled after specified time duration from $\overline{OE} = L$ or $\overline{CE1} = L$ whichever occurs last. \overline{WAIT} output Low indicates data output at next clock cycle is invalid, and \overline{WAIT} output becomes High one clock cycle prior to valid data output. During continuous burst read operation, an additional output delay may occur when a burst sequence crosses it's device-row boundary. The \overline{WAIT} output notifies this delay to controller. Refer to the section "Burst Length" for the additional delay cycles in details. During \overline{OE} read suspend, \overline{WAIT} output does not indicate data bus status but carries the same level from previous clock cycle (kept High) except for read suspend on the final data output. If final read data output is suspended, \overline{WAIT} output becomes high impedance after specified time duration from $\overline{OE} = H$.


During burst write operation, \overline{WAIT} output is enabled to High level after specified time duration from $\overline{WE} = L$ or $\overline{CE1} = L$ whichever occurs last and kept High for entire write cycles including \overline{WE} write suspend. The actual write data latching starts on the appropriate clock edge with respect to Valid Clock Edge, Read Latency, and Burst Length. During \overline{WE} Write suspend, \overline{WAIT} output does not indicate data bus status but carries the same level from previous clock cycle (kept High) except for write suspend on the final data input. If final write data input is suspended, \overline{WAIT} output becomes high impedance after specified time duration from $\overline{WE} = H$.

The burst operation is always started after fixed latency with respect to Read Latency set in CR.

When the device is operating in asynchronous mode, WAIT output is always in High Impedance.

Latency

Read Latency (RL) is the number of clock cycles between the address being latched and first read data becoming available during synchronous burst read operation. It is set through CR set sequence after power-up. Once specific RL is set through CR set sequence, write latency, that is the number of clock cycles between address being latched and first write data being latched, is automatically set to RL-1. The burst operation is always started after fixed latency with respect to Read Latency set in CR.



Address Latch by ADV

The \overline{ADV} latches valid address presence on address inputs. During synchronous burst read/write operation mode, all the address are determined on the rising edge of \overline{ADV} when $\overline{CE}1 = L$. The specified minimum value of $\overline{ADV} = L$ setup time and hold time against valid edge of clock where RL count is begun must be satisfied. Valid address must be determined with specified setup time against either the falling edge of \overline{ADV} or falling edge of $\overline{CE}1$ whichever comes late. And the determined valid address must not be changed during $\overline{ADV} = L$ period.

• Burst Length

Burst Length is the number of word to be read or written during synchronous burst read/write operation as the result of a single address latch cycle. It can be set on 8,16 words boundary or continuous for entire address through CR set sequence. The burst type is sequential that is incremental decoding scheme within a boundary address. Starting from initial address being latched, device internal address counter assigns +1 to the previous address until reaching the end of boundary address and then wrap round to least significant address (= 0). After completing read data output or write data latch for the set burst length, operation automatically ended except for continuous burst length. When continuous burst length is set, read/write is endless unless it is terminated by the rising edge of $\overline{\text{CE}}1$. During continuous burst read, an additional output delay may occur when a burst sequence cross it's device-row boundary. This is the case when A_0 to A_0 of starting address is either 7Dh, 7Eh, or 7Fh as shown in the following table. The $\overline{\text{WAIT}}$ signal indicates this delay.

Start Address		Read Address Sequence	
(A ₆ to A ₀)	BL = 8	BL = 16	Continuous
00h	00-01-0206-07	00-01-020E-0F	00-01-02-03-04
01h	01-02-0307-00	01-02-030F-00	01-02-03-04-05
02h	02-0307-00-01	02-030F-00-01	02-03-04-05-06
03h	0307-00-01-02	030F-00-01-02	03-04-05-06-07
7Ch	7C7F-787B	7C7F-707B	7C-7D-7E-7F-80-81
7Dh	7D-7E-7F-787C	7D-7E-7F-707C	7D-7E-7F-WAIT-80-81
7Eh	7E-7F-78-797D	7E-7F-70-717D	7E-7F-WAIT-WAIT-80-81
7Fh	7F-78-79-7A7E	7F-70-71-727E	7F-WAIT-WAIT-WAIT-80-81


Note: Read address in Hexadecimal

Single Write

Single write is synchronous write operation with Burst Length = 1. The device can be configured either to "Burst Read & Single Write" or to "Burst Read & Burst Write" through CR set sequence. Once the device is configured to "Burst Read & Single Write" mode, the burst length for synchronous write operation is always fixed 1 regardless of BL values set in CR, while burst length for read is in accordance with BL values set in CR.

• Write control

The device has two types of WE signal control method, "WE Level Control" and "WE Single Clock Pulse Control", for synchronous burst write operation. It is configured through CR set sequence.




• Burst Read Suspend

Burst read operation can be suspended by \overline{OE} High pulse. During burst read operation, \overline{OE} brought to High from Low suspends burst read operation. Once \overline{OE} is brought to High with the specified setup time against clock where the data being suspended, the device internal counter is suspended, and the data output becomes high impedance after specified time duration. It is inhibited to suspend the first data output at the beginning of burst read.

 \overline{OE} brought to Low from High resumes burst read operation. Once \overline{OE} is brought to Low, data output becomes valid after specified time duration, and internal address counter is reactivated. The last data output being suspended as the result of \overline{OE} = H and first data output as the result of \overline{OE} = L are from the same address.

In order to guarantee to output last data before suspension and first data after resumption, the specified minimum value of $\overline{\sf OE}$ hold time and setup time against clock edge must be satisfied respectively.




• Burst Write Suspend

Burst write operation can be suspended by $\overline{\text{WE}}$ High pulse. During burst write operation, $\overline{\text{WE}}$ brought to High from Low suspends burst write operation. Once $\overline{\text{WE}}$ is brought to High with the specified setup time against clock where the data being suspended, device internal counter is suspended, data input is ignored. It is inhibited to suspend the first data input at the beginning of burst write.

 $\overline{\text{WE}}$ brought to Low from High resumes burst write operation. Once $\overline{\text{WE}}$ is brought to Low, data input becomes valid after specified time duration, and internal address counter is reactivated. The write address of the cycle where data being suspended and the first write address as the result of $\overline{\text{WE}} = \text{L}$ are the same address.


In order to guarantee to latch the last data input before suspension and first data input after resumption, the specified minimum value of $\overline{\text{WE}}$ hold time and setup time against clock edge must be satisfied respectively.

Burst write suspend function is available when the device is operating in $\overline{\text{WE}}$ level controlled burst write only.




• Burst Read Termination

Burst read operation can be terminated by $\overline{CE}1$ brought to High. If BL is set on Continuous, burst read operation is continued endless unless terminated by $\overline{CE}1$ = H. It is inhibited to terminate burst read before first data output is completed. In order to guarantee last data output, the specified minimum value of $\overline{CE}1$ = L hold time from clock edge must be satisfied. After termination, the specified minimum recovery time is required to start new access.



• Burst Write Termination

Burst write operation can be terminated by $\overline{CE}1$ brought to High. If BL is set on Continuous, burst write operation is continued endless unless terminated by $\overline{CE}1$ = H. It is inhibited to terminate burst write before first data input is completed. In order to guarantee last data input being latched, the specified minimum values of $\overline{CE}1$ = L hold time from clock edge must be satisfied. After termination, the specified minimum recovery time is required to start new access.



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit		
Farameter	Syllibol	Min	Max	Oill	
Voltage of V _{DD} Supply Relative to V _{SS} *	V _{DD}	- 0.5	+ 3.6	V	
Voltage at Any Pin Relative to Vss *	VIN, VOUT	- 0.5	+ 3.6	V	
Short Circuit Output Current *	louт	- 50	+ 50	mA	
Storage Temperature	Тѕтс	- 55	+ 125	°C	

^{* :} All voltages are referenced to Vss = 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Va	Unit		
Farameter	Symbol	Min	Max	Offic	
Dower Supply Voltage*1	V _{DD}	1.65	1.95	V	
Power Supply Voltage*1	Vss	0	0	V	
High Level Input Voltage*1, *2	VIH	$V_{DD} \times 0.8$	V _{DD} + 0.2	V	
Low Level Input Voltage*1, *3	VıL	- 0.3	V _{DD} × 0.2	V	
Ambient Temperature	TA	- 30	+ 85	°C	

^{*1 :} All voltages are referenced to Vss = 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ PACKAGE CAPACITANCE

 $(f = 1 \text{ MHz}, T_A = +25 ^{\circ}\text{C})$

Parameter	Symbol	Test		Value	Unit		
Farameter	Syllibol	conditions	Min	Тур	Max	Offic	
Address Input Capacitance	C _{IN1}	$V_{IN} = 0 V$	_	_	5	pF	
Control Input Capacitance	C _{IN2}	Vin = 0 V	_	_	5	pF	
Data Input/Output Capacitance	Cı/o	Vio = 0 V			8	pF	

^{*2 :} Maximum DC voltage on input and I/O pins is V_{DD} + 0.2 V. During voltage transitions, inputs may overshoot to V_{DD} + 1.0 V for the periods of up to 5 ns.

^{*3 :} Minimum DC voltage on input or I/O pins is -0.3 V. During voltage transitions, inputs may undershoot Vss to -1.0 V for the periods of up to 5 ns.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(At recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Condit	Va	lue	Unit	
Parameter	Symbol	rest Condit	lions	Min	Max	Unit
Input Leakage Current	lu	$V_{\text{SS}} \leq V_{\text{IN}} \leq V_{\text{DD}}$		-1.0	+1.0	μΑ
Output Leakage Current	ILO	0 V ≤ Voυτ ≤ Voo, Output Disable			+1.0	μΑ
Output High Voltage Level	Vон	$V_{DD} = V_{DD}$ (Min), $I_{OH} = -0.5$	1.4		V	
Output Low Voltage Level	Vol	IoL = 1 mA	_	0.4	V	
	IDDPS	V _{DD} = V _{DD} (Max),	SLEEP	_	10	μΑ
VDD Power Down Current	IDDP4	VIN = VIH Or VIL,	4 M-bit Partial	_	40	μΑ
	I _{DDP8}	CE2 ≤ 0.2 V	8 M-bit Partial	_	50	μΑ
	IDDS	$V_{DD} = V_{DD}$ (Max), V_{IN} (including CLK) = V_{IH} o $\overline{CE}1 = CE2 = V_{IH}$	DD = VDD (Max), IN (including CLK) = VIH or VIL,		1.5	mA
V _{DD} Standby Current	IDDS1	$\begin{split} & V_{\text{DD}} = V_{\text{DD}} (\text{Max}), \\ & V_{\text{IN}} (\text{including CLK}) \leq 0.2 \text{V} \\ & \underbrace{V_{\text{IN}} (\text{including CLK})}_{\text{CE}1} = \text{CE2} \geq V_{\text{DD}} - 0.2 \text{V} \end{split}$	_	80	μА	
	IDDS2	$\begin{array}{l} V_{\text{DD}} = V_{\text{DD}} \; (\text{Max}), \;\; \text{tck} = \text{Min} \\ V_{\text{IN}} \leq 0.2 \; V \; \text{or} \; V_{\text{IN}} \geq V_{\text{DD}} - \\ \overline{CE} 1 = CE2 \geq V_{\text{DD}} - 0.2 \; V \end{array}$	_	200	μΑ	
V. Astina Commant	IDDA1	V _{DD} = V _{DD} (Max), V _{IN} = V _{IH} or V _{IL} ,	trc/twc = Min	_	30	mA
VDD Active Current	IDDA2	CE1 = V _{IL} and CE2 = V _{IH} , lout = 0 mA	trc/twc = 1 μs	_	3	mA
V _{DD} Page Read Current	IDDA3	VDD = VDD (Max), VIN = VIH OR VIL, \overline{CE}1 = VIL and CE2 = VIH, IOUT = 0 mA, tprc = Min		_	10	mA
VDD Burst Access Current	IDDA4	$\frac{V_{DD}=V_{DD}\;(Max),\;V_{IN}=V_{IH}\;0}{CE1=V_{IL}\;and\;CE2=V_{IH},\;t_{CK}=t_{CK}\;(Min),\;BL=Contin\;l_{OUT}=0\;mA}$		_	15	mA

Notes: • All voltages are referenced to Vss = 0 V.

- IDD depends on the output termination, load conditions, and AC characteristics.
- After power on, initialization following POWER-UP timing is required. DC characteristics are guaranteed after the initialization.

2. AC Characteristics

(1) Asynchronous Read Operation (Page mode)

(At recommended operating conditions unless otherwise noted)

·		Va	lue	Unit	ŕ
Parameter	Symbol	Min	Max	Unit	Notes
Read Cycle Time	t RC	70	1000	ns	*1, *2
CE1 Access Time	t ce		70	ns	*3
OE Access Time	t oe	_	40	ns	*3
Address Access Time	t AA	_	70	ns	*3, *5
ADV Access Time	tav	_	70	ns	*3
LB, UB Access Time	t BA	_	30	ns	*3
Page Address Access Time	t PAA	_	20	ns	*3, *6
Page Read Cycle Time	t PRC	20	1000	ns	*1, *6, *7
Output Data Hold Time	t он	5	_	ns	*3
CE1 Low to Output Low-Z	tclz	5	_	ns	*4
OE Low to Output Low-Z	tolz	10	_	ns	*4
LB, UB Low to Output Low-Z	t BLZ	0	_	ns	*4
CE1 High to Output High-Z	t cHZ		14	ns	*3
OE High to Output High-Z	tонz	_	14	ns	*3
LB, UB High to Output High-Z	t BHZ	_	14	ns	*3
Address Setup Time to CE1 Low	t asc	- 5	_	ns	
Address Setup Time to OE Low	t aso	10	_	ns	
ADV Low Pulse Width	t vpl	10	_	ns	*8
ADV High Pulse Width	t vph	15	_	ns	*8
Address Setup Time to ADV High	t asv	5	_	ns	
Address Hold Time from ADV High	t ahv	10	_	ns	
Address Invalid Time	t AX	_	10	ns	*5, *9
Address Hold Time from CE1 High	t CHAH	- 5		ns	*10
Address Hold Time from OE High	t онан	- 5	_	ns	
WE High to OE Low Time for Read	t whol	15	1000	ns	*11
CE1 High Pulse Width	t cp	15		ns	

^{*1 :} Maximum value is applicable if $\overline{\text{CE}}1$ is kept at Low without change of address input of A20 to A3.

(Continued)

 $^{^*2}$: Address should not be changed within minimum t_{RC} .

^{*3 :} The output load 50 pF with 50 Ω termination to V_{DD} \times 0.5 V.

^{*4 :} The output load 5 pF without any other load.

^{*5 :} Applicable to A_{20} to A_3 when $\overline{CE}1$ is kept at Low.

^{*6 :} Applicable only to A_2 , A_1 and A_0 when $\overline{CE}1$ is kept at Low for the page address access.

(Continued)

- *7 : In case Page Read Cycle is continued with keeping $\overline{\text{CE}}1$ stays Low, $\overline{\text{CE}}1$ must be brought to High within 4 μ s. In other words, Page Read Cycle must be closed within 4 μ s.
- *8 : tvpL is specified from the falling edge of either $\overline{\text{CE}}1$ or $\overline{\text{ADV}}$ whichever comes late. The sum of tvpL and tvpH must be equal or greater than trc for each access.
- *9 : Applicable to address access when at least two of address inputs are switched from previous state.
- *10: trc (Min) and trrc (Min) must be satisfied.
- *11 : If actual value of twhol is shorter than specified minimum values, the actual table of following Read may become longer by the amount of subtracting actual value from specified minimum value.

(2) Asynchronous Write Operation

Dozomatov	,	Va	ilue	Unit	Notes
Parameter	Symbol	Min	Max	Unit	Notes
Write Cycle Time	twc	70	1000	ns	*1, *2
Address Setup Time	t as	0	_	ns	*3
ADV Low Pulse Width	t vpl	10	_	ns	*4
ADV High Pulse Width	t vph	15	_	ns	*4
Address Setup Time to ADV High	t asv	5	_	ns	
Address Hold Time from ADV High	t ahv	10	_	ns	
CE1 Write Pulse Width	t cw	45	_	ns	*3
WE Write Pulse Width	t wp	45	_	ns	*3
LB, UB Write Pulse Width	t _{BW}	45	_	ns	*3
LB, UB Byte Mask Setup Time	t BS	-5	_	ns	*5
LB, UB Byte Mask Hold Time	t вн	-5	_	ns	*6
Write Recovery Time	t wr	0	_	ns	*7
CE1 High Pulse Width	t cp	15	_	ns	
WE High Pulse Width	t whP	15	1000	ns	
LB, UB High Pulse Width	t внр	15	1000	ns	
Data Setup Time	t DS	15	_	ns	
Data Hold Time	t DH	0	_	ns	
OE High to CE1 Low Setup Time for Write	t oncl	-5	_	ns	*8
OE High to Address Setup Time for Write	toes	0	_	ns	*9
LB and UB Write Pulse Overlap	t BWO	30	_	ns	

^{*1 :} Maximum value is applicable if $\overline{CE}1$ is kept at Low without any address change.

- *7: Write recovery time is defined from Low to High transition of $\overline{CE}1$, \overline{WE} , \overline{LB} , or \overline{UB} , whichever occurs first.
- *8: If \overline{OE} is Low after minimum tohch, read cycle is initiated. In other word, \overline{OE} must be brought to High within 5 ns after $\overline{CE}1$ is brought to Low.
- *9: If \overline{OE} is Low after new address input, read cycle is initiated. In other word, \overline{OE} must be brought to High at the same time or before new address is valid.

^{*2:} Minimum value must be equal or greater than the sum of write pulse width (tcw, twp or tbw) and write recovery time (twr).

^{*3 :} Write pulse width is defined from High to Low transition of $\overline{CE}1$, \overline{WE} , \overline{LB} , or \overline{UB} , whichever occurs last.

^{*4:} tvpl is specified from the falling edge of either $\overline{\text{CE}}1$ or $\overline{\text{ADV}}$ whichever comes late. The sum of tvpl and tvph must be equal or greater than two for each access.

^{*5:} Applicable for byte mask only. Byte mask setup time is defined from the High to Low transition of $\overline{\text{CE}}1$ or $\overline{\text{WE}}$ whichever occurs last.

^{*6:} Applicable for byte mask only. Byte mask hold time is defined from the Low to High transition of $\overline{\text{CE}}1$ or $\overline{\text{WE}}$ whichever occurs first.

(3) Synchronous Operation - Clock Input (Burst mode)

(At recommended operating conditions unless otherwise noted)

Parameter		Symbol	Va	lue	Unit	Notes
raiailletei		Зуппон	Min	Max	Oilit	Notes
RL = 5			15	_	ns	*1
Clock Period	RL = 4	t cĸ	20	_	ns	*1
	RL = 3		30	_	ns	*1
Clock High Pulse Width		t ckH	5		ns	
Clock Low Pulse Width		t ckL	5	_	ns	
Clock Transition Time		t cкт		3	ns	*2

^{*1:} Clock period is defined between valid clock edges.

(4) Synchronous Operation - Address Latch (Burst mode)

(At recommended operating conditions unless of					
Parameter	Symbol	Va	lue	ns ns ns ns ns	Notes
raiametei	Зуппон	Min	Max		
Address Setup Time to CE1 Low	t ascl	-5	_	ns	*1
Address Setup Time to ADV Low	t asvl	- 5	_	ns	*2
Address Hold Time from ADV High	t ahv	10	_	ns	
ADV Low Pulse Width	t vpl	10	_	ns	*3
ADV Low Setup Time to CLK	tvsck	7	_	ns	*4
CE1 Low Setup Time to CLK	tclck	7	_	ns	*4
ADV Low Hold Time from CLK	t ckvh	1	_	ns	*4
Burst End ADV High Hold Time from CLK	t vhvl	15	_	ns	

^{*1:} tascL is applicable if $\overline{\text{CE}}1$ is brought to Low after $\overline{\text{ADV}}$ is brought to Low.

^{*2:} Clock transition time is defined between V_{IH} (Min) and V_{IL} (Max)

^{*2:} tasvL is applicable if \overline{ADV} is brought to Low after $\overline{CE}1$ is brought to Low.

^{*3:} tvpL is specified from the falling edge of either $\overline{\text{CE}}1$ or $\overline{\text{ADV}}$ whichever comes late.

^{*4:} Applicable to the 1st valid clock edge.

(5) Synchronous Read Operation (Burst mode)

Done	,			ilue	Unit	
Para	meter	Symbol	Min	Max	- Unit	Notes
Burst Read Cycle Time		tпсв	_	8000	ns	
CLK Access Time		tac	_	12	ns	*1
Output Hold Time from CL	_K	t ckqx	3	_	ns	*1
CE1 Low to WAIT Low		t CLTL	5	20	ns	*1
OE Low to WAIT Low		t oltl	0	20	ns	*1, *2
CLK to WAIT Valid Time		t ckTV	_	12	ns	*1, *3
WAIT Valid Hold Time from	m CLK	t cктх	3		ns	*1
CE1 Low to Output Low-Z		t cLz	5	_	ns	*4
OE Low to Output Low-Z		t olz	10	_	ns	*4
LB, UB Low to Output Low-Z		t BLZ	0		ns	*4
CE1 High to Output High-Z		t cHZ		14	ns	*1
OE High to Output High-Z		tонz	_	14	ns	*1
LB, UB High to Output High	gh-Z	t внz	_	14	ns	*1
CE1 High to WAIT High-Z		t chtz	_	20	ns	*1
OE High to WAIT High-Z		t онтz	_	20	ns	*1
OE Low Setup Time to 1s	t Data-output	t olq	30	_	ns	
LB, UB Setup Time to 1st	Data-output	t вLQ	30	_	ns	*5
OE Setup Time to CLK		t osck	5	_	ns	
OE Hold Time from CLK		tскон	5	_	ns	
Burst End CE1 Low Hold Time from CLK		tckclh	5	_	ns	
Burst End LB, UB Hold Ti	me from CLK	t сквн	5	_	ns	
Burst Terminate	BL = 8, 16	t	30	_	ns	*6
Recovery Time	BL = Continuous	- t тrв	70	_	ns	*6

^{*1:} The output load 50 pF with 50 Ω termination to V_{DD} \times 0.5 V.

^{*2:} WAIT drives High at the beginning depending on \overline{OE} falling edge timing.

^{*3:} tcktv is guaranteed after toltl (Max) from $\overline{\text{OE}}$ falling edge and tosck must be satisfied.

^{*4:} The output load 5 pF without any other load.

^{*5:} Once LB and UB are determined, they must not be changed until the end of burst read.

^{*6:} Defined from the Low to High transition of $\overline{\text{CE}}1$ to the High to Low transition of either $\overline{\text{ADV}}$ or $\overline{\text{CE}}1$ whichever occurs late.

(6) Synchronous Write Operation (Burst mode)

Para	meter	Symbol		lue	Unit	Notes
raia	meter	Syllibol	Min	Max		Notes
Burst Write Cycle Time		twcв	_	8000	ns	
Data Setup Time to CLK		t DSCK	7	_	ns	
Data Hold Time from CLK		t DHCK	3	_	ns	
WE Low Setup Time to 1s	t Data Input	twld	30	_	ns	
LB, UB Setup Time for Wr	ite	t BS	-5	_	ns	*1
WE Setup Time to CLK		t wsck	5	_	ns	
WE Hold Time from CLK		t ckwh	5	_	ns	
CE1 Low to WAIT High	CE1 Low to WAIT High		5	20	ns	*2
WE Low to WAIT High		t wLTH	0	20	ns	*2
CE1 High to WAIT High-Z		t chtz	_	20	ns	*2
WE High to WAIT High-Z		t whtz	_	20	ns	*2
Burst End CE1 Low Hold	Time from CLK	t ckclh	5	_	ns	
Burst End CE1 High Setup	Time to next CLK	t chck	5	_	ns	
Burst End LB, UB Hold Time from CLK		tсквн	5	_	ns	
Burst Write Recovery Time		t wrb	30	_	ns	*3
Burst Terminate	BL = 8, 16	tros	30	_	ns	*4
Recovery Time	BL = Continuous	— t тrв	70	_	ns	*4

^{*1:} Defined from the valid input edge to the High to Low transition of either \overline{ADV} , $\overline{CE1}$, or \overline{WE} , whichever occurs last. And once \overline{LB} , \overline{UB} are determined, \overline{LB} , \overline{UB} must not be changed until the end of burst write.

^{*2:} The output load 50 pF with 50 Ω termination to V_{DD} \times 0.5 V.

^{*3:} Defined from the valid clock edge where last data-input being latched at the end of burst write to the High to Low transition of either ADV or CE1 whichever occurs late for the next access.

^{*4:} Defined from the Low to High transition of $\overline{\text{CE}}1$ to the High to Low transition of either $\overline{\text{ADV}}$ or $\overline{\text{CE}}1$ whichever occurs late for the next access.

(7) Power Down Parameters

(At recommended operating conditions unless otherwise noted)

Parameter	Symbol	Value		Unit	Notes
r ai ailletei	Syllibol	Min	Max	Onit	Notes
CE2 Low Setup Time for Power Down Entry	t csp	20		ns	
CE2 Low Hold Time after Power Down Entry	t _{C2LP}	70		ns	
CE1 High Hold Time following CE2 High after Power Down Exit [Sleep mode only]	tснн	300	_	μs	*1
CE1 High Hold Time following CE2 High after Power Down Exit [not in Sleep mode]	tсннр	70	_	ns	*2
CE1 High Setup Time following CE2 High after Power Down Exit	tснs	0	_	ns	*1

^{*1 :} Applicable also to power-up.

(8) Other Timing Parameters

Parameter	Symbol	Value		Unit	Notes
Parameter	Symbol	Min	Max	Offic	Notes
CE1 High to OE Invalid Time for Standby Entry	t chox	10	_	ns	
CE1 High to WE Invalid Time for Standby Entry	t chwx	10	_	ns	*1
CE2 Low Hold Time after Power-up	t C2LH	50	_	μs	
CE1 High Hold Time following CE2 High after Power-up	t cнн	300	_	μs	
Input Transition Time (except for CLK)	t⊤	1	25	ns	*2, *3

^{*1 :} Some data might be written into any address location if tchwx (Min) is not satisfied.


^{*2 :} Applicable when 4 M-bit and 8 M-bit Partial mode is set.

^{*2 :} Except for clock input transition time.

^{*3 :} The Input Transition Time (t_T) at AC testing is 5 ns for Asynchronous operation and 3 ns for Synchronous operation respectively. If actual t_T is longer than 5 ns or 3 ns specified as AC test condition, it may violate AC specification of some timing parameters. Refer to " (9) AC Test Conditions".


(9) AC Test Conditions


Description		Symbol	Test Setup	Value	Unit	Notes
Input High Level		V _{IH} —		$V_{DD} \times 0.8$	V	
Input Low Level	nput Low Level		_	$V_{\text{DD}}\times 0.2$	V	
Input Timing Measurement L	put Timing Measurement Level		_	$V_{DD} \times 0.5$	V	
Input Transition Time	Async.	+_	Between V _I L and V _I H	5	ns	
input transition time	Sync.	tτ	between vi∟and vih	3	ns	





■ TIMING DIAGRAMS


(1) Asynchronous Read Timing #1-1 (Basic Timing)




































(13) Asynchronous Write Timing #3-4 (WE, LB, UB Byte Write Control) twc twc Address Address Valid Address Valid CE₁ Low WE tBW twR tBW twR tas tas LB tвнр tbwo tos tos tDH_ tDH. DQ₈ to DQ₁ Valid Data Input Valid Data Input (Input) tBWO tвw tвw tas tas twR twR ŪΒ tBHP tos DQ_{16} to DQ_{9} Valid Data Input Valid Data Input (Input) Note: This timing diagram assumes CE2 = H, $\overline{ADV} = L$ and $\overline{OE} = H$.











(18) Clock Input Timing



Notes : • Stable clock input must be required during $\overline{CE}1 = L$.


- tck is defined between valid clock edges.
- tckt is defined between ViH (Min) and ViL (Max)


(19) Address Latch Timing (Synchronous Mode)





Notes : • Case #1 is the timing when $\overline{CE1}$ is brought to Low after \overline{ADV} is brought to Low. Case #2 is the timing when \overline{ADV} is brought to Low after $\overline{CE1}$ is brought to Low.


- tvpL is specified from the falling edge of either $\overline{CE1}$ or \overline{ADV} whichever comes late. At least one valid clock edge must be input during $\overline{ADV} = L$.
- tvsck and tclck are applied to the 1st valid clock edge during ADV=L.


































(32) Power-up Timing #1




Note : The tc_{2LH} specifies after V_{DD} reaches specified minimum level.

(33) Power-up Timing #2




Note: The tchh specifies after Vdd reaches specified minimum level and applicable both $\overline{\text{CE}}1$ and CE2. If transition time of Vdd (from 0 V to Vdd (Min)) is longer than 50 ms, Power-up Timing #1 must be applied.

(34) Power Down Entry and Exit Timing




Note: This Power Down mode can be also used as a reset timing if "Power-up timing" above could not be satisfied and Power Down program was not performed prior to this reset.

(35) Standby Entry Timing after Read or Write




Note: Both tchox and tchwx define the earliest entry timing for Standby mode.



(36) Configuration Register Set Timing #1 (Asynchronous Operation)

- *1: The all address inputs must be High from Cycle #1 to #5.
- *2: The address key must confirm the format specified in "■FUNCTIONAL DESCRIPTION". If not, the operation and data are not guaranteed.
- *3: After top or the following Cycle #6, the Configuration Register Set is completed and returned to the normal operation. top and the are applicable to returning to asynchronous mode and to synchronous mode respectively.
- *4: Byte read or write is available in addition to Word read or write. At least one byte control signal (\overline{LB} or \overline{UB}) need to be Low.





- *1: The all address inputs must be High from Cycle #1 to #5.
- *2 : The address key must confirm the format specified in "■FUNCTIONAL DESCRIPTION". If not, the operation and data are not guaranteed.
- *3: After ttrb following Cycle #6, the Configuration Register Set is completed and returned to the normal operation.
- *4: Byte read or write is available in addition to Word read or write. At least one byte control signal (LB or UB) need to be Low.


■ BONDING PAD INFORMATION


Please contact local FUJITSU representative for pad layout and pad coordinate information.

■ ORDERING INFORMATION

Part Number	Shipping Form / Package	Remarks
MB82DBS02163C-70LWT	wafer	
MB82DBS02163C-70LPBT	71-ball plastic FBGA (BGA-71P-M03)	

■ PACKAGE DIMENSION





FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

Edited Business Promotion Dept.