Features

- High-performance ULC Family Suitable for Large-sized CPLDs and FPGAs
- From 46K Gates up to 780K Gates Supported
- From 18 Kbit to 390 Kbit DPRAM
- Compatible with Xilinx or Altera
- Pin-counts to Over 976 pins
- Any Pin–out Matched
- Full Range of Packages: DIP, SOIC, LCC/PLCC, PQFP/TQFP, BGA, PGA/PPGA
- Low Quiescent Current: 0.3 nA/gate
- Available in Commercial and Industrial Grades
- 0.35 µm Drawn CMOS, 3 and 4 Metal Layers
- Library Optimised for Synthesis, Floor Plan & Testability Generation (ATPG)
- High Speed Performances:
 - 150 ps Typical Gate Delay @3.3V
 - Typical 600 MHz Toggle Frequency @3.3V
 - Typical 360 MHz Toggle Frequency @2.5V
- High System Frequency Skew Control: – Clock Tree Synthesis Software
- Low Power Consumption:
 - 0.25 µW/Gate/ MHz @3.3V
 - 0.18 µW/Gate/ MHz @ 2.5V
- Power on Reset (Internal)
- Standard 2, 4, 6, 8,10, 12 and 18mA I/Os
- CMOS/TTL/PCI LVCMOS, LVTTL, GTL, HSTL, LVDS Interfaces
- ESD (2 kV) and Latch-up Protected I/O
- High Noise & EMC Immunity:
 - I/O with Slew Rate Control
 - Internal Decoupling
 - Signal Filtering between Periphery & Core
- Thick oxide matrices allowing 5V Compliance
- Internal Regulator 5V -> 3.3V
- PLL 0.35µm with Integrated Filter

Description

The UA1E series of ULCs is well suited for conversion of large sized CPLDs and FPGAs. We can support within one ULC from 18 Kbits to 390 Kbits DPRAM and from 46 Kgates to 780 Kgates. Typically, ULC die size is 50% smaller than the equivalent FPGA die size. DPRAM blocks are compatible with Xilinx or Altera FPGA blocks.

Devices are implemented in high-performance CMOS technology with 0.35µm (drawn) channel lengths, and are capable of supporting flip-flop toggle rates of 200 MHz at 3.3V and 180 MHz at 2.5V, and input to output delays as fast as 150ps at 3.3V. The architecture of the UA1E series allows for efficient conversion of many PLD architecture and FPGA device types with higher IO count. A compact RAM cell, along with the large number of available gates allows the implementation of RAM in FPGA architectures that support this feature, as well as JTAG boundary-scan and scan-path testing.

Conversion to the UA1E series of ULC can provide a significant reduction in operating power when compared to the original PLD or FPGA. This is especially true when compared to many PLD and CPLD architecture devices, which typically consume 100mA or more even when not being clocked. The UA1E series has a very low standby consumption of 0.3nA/gate typically commercial temperature, which would yield a standby current of 42 μ A on a 144,000 gates design. Operating consumption is a strict



0.35 µm ULC Series with Embedded DPRAM

UA1E

Rev. 4319B-ULC-12/03



function of clock frequency, which typically results in a power reduction of 50% to 90% depending on the device being compared.

The UA1E series provides several options for output buffers, including a variety of drive levels up to 18mA. Schmitt trigger inputs are also an option. A number of techniques are used for improved noise immunity and reduced EMC emissions, including: several independent power supply busses and internal decoupling for isolation; slew rate limited outputs are also available if required.

The UA1E series is designed to allow conversion of high performance 3.3V devices as well as 2.5V devices. Support of mixed supply conversions is also possible, allowing optimal trade–offs between speed and power consumption.

Array Organization Table 1. Matrices

Max Pads	KGates	DPRAM Kbits	PLL
700	780	390	4
594	590	230	3
492	520	243	2
432	374	144	2
384	300	99	0
312	150	72	0
256	124	48	2
228	98	38	2
210	95	18	2
170	67	0	0
134	33	0	0
	700 594 492 432 384 312 256 228 210 170	700 780 594 590 492 520 432 374 384 300 312 150 256 124 228 98 210 95 170 67 134 33	700 780 390 594 590 230 492 520 243 432 374 144 384 300 99 312 150 72 256 124 48 228 98 38 210 95 18 170 67 0 134 33 0

Note: 1. Arrays with internal regulators 5V -> 3.3V and Power on Reset.

Matrix Examples





Figure 1. ATL35_M484E1 Matrix with 108 DPRAMS and 2 PLL's



Figure 2. ATL35_MI34E1 Matrix with 1 voltagte Regulator 5V - 3V and Power on Reset



Architecture

The basic element of the UA1E family is called a cell. One cell can typically implement between one to four FPGA gates. Cells are located contiguously throughout the core of the device, with routing resources provided in three to four metal layers above the cells. Some cell blockage does occur due to routing, and utilization will be significantly greater with three metal routing than two. The sizes listed in the Product Outline are estimated usable amounts using three metal layers. I/O cells are provided at each pad, and may be configured as inputs, outputs, I/Os, V_{DD} or V_{SS} as required to match any FPGA or PLD pinout.

In order to improve noise immunity within the device, separate V_{DD} and V_{SS} busses are provided for the internal cells and the I/O cells.

I/O buffer interfacing

I/O Flexibility

All I/O buffers may be configured as input, output, bi-directional, oscillator or supply. A level translator could be located close to each buffer.

I/O Options	Inputs
	Each input can be programmed as TTL, CMOS, or Schmitt Trigger, with or without a pull up or pull down resistor.
	Fast Output Buffer
	Fast output buffers are able to source or sink 2 to 18mA at 3.3V according to the chosen option. 36mA achievable, using 2 pads.
Slew Rate Controlled Output Buffer	In this mode, the p– and n–output transistors commands are delayed, so that they are never set "ON" simultaneously, resulting in a low switching current and low noise. These buffers are dedicated to very high load drive.
2.5V Compatibility	The UA1E series of ULC's is fully capable of supporting high–performance operation at 2.5V or 3.3V. The performance specifications of any given ULC design however, must be explicitly specified as 2.5V, 3.3V or both.
Power Supply and Noise Protection	In order to improve the noise immunity of the UA1E core matrix, several mechanisms have been implemented inside the UA1E arrays. Two types of protection have been added: one to limit the I/O buffer switching noise and the other to protect the I/O buffers against the switching noise coming from the matrix.
	The speed and density of the UA1E technology cause large switching current spikes, for example when:
	 16 high current output buffers switch simultaneously, or 10% of the 700 000 gates are switching within a window of 1ns.
	Sharp edges and high currents cause some parasitic elements in the packaging to become significant. In this frequency range, the package inductance and series resistance should be taken into account. It is known that an inductor slows down the setting time of the current and causes voltage drops on the power supply lines. These drops can affect the behavior of the circuit itself or disturb the external application (ground bounce).
I/O Buffers Switching Protection	Three features are implemented to limit the noise generated by the switching current:
5	• The power supplies of the input and output buffers are separated.
	 The rise and fall times of the output buffers can be controlled by an internal regulator.
	 A design rule concerning the number of buffers connected on the same power supply line has been imposed.
Matrix Switching Current Protection	This noise disturbance is caused by a large number of gates switching simultaneously. To allow this without impacting the functionality of the circuit, three new features have been added:
	 Decoupling capacitors are integrated directly on the silicon to reduce the power supply drop.
	 A power supply network has been implemented in the matrix. This solution reduces the number of parasitic elements such as inductance and resistance and constitutes an artificial V_{DD} and Ground plane. One mesh of the network supplies approximately 150 cells.
	 A low pass filter has been added between the matrix and the input to the output buffer. This limits the transmission of the noise coming from the ground or the V_{DD} supply of the matrix to the external world via the output buffers.





PLL Characterisitics

- The following list the caracteristics of the PLL 0.35µm with integrated filter:
 - Input frequency from 5 to 100 MHz
 - Outout frequency from 20 to 200 MHz
 - Frequency multiplication by 2 or 4
 - Phase shifter 0, 90, 180, 270 degrees
 - Output lock signal: lock_in time: 50us
 - Supply: 3.3V
 - Power consumption max: 3.32mA

Application

Use for XILINX and ALTERA conversions, in the following cases:

- clock deskew
- frequency synthesis
- clock latency reduction
- phase shift
- Note: For detailed information, please contact our technical center.

Electrical Characteristics

Absolute Maximum Ratings

Operating Temperature
Commercial0° to 70°C
Industrial40° to 85°C
Max Supply Core Voltage (V _{DD})3.6V
Max Supply Periphery Voltage (V _{DD5})5.5V
Input Voltage (V _{IN})V _{DD} +0.5V
5V Tolerant/Compliant V _{DD5} +0.5V
Storage Temperature65° to 150°C
Operating Ambient Temperature55° to 125°C

*NOTICE: Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability. This value is based on the maximum allowable die temperature and the thermal resistance of the package.





DC Characteristics

2.5V

Specified at VDD = $+2.5V \pm 5\%$

Symbol	Parameter	Buffer	Min	Тур	Мах	Unit	Conditions
TA	Operating Temperature	All	-40		+85	°C	
VDD	Supply Voltage	All	2.3	2.5	2.7	V	
Ін	High level input current	CMOS			10	μA	VIN = VDD, VDD = VDD (max)
		PCI			10		
lı∟	Low Level input current	CMOS	-10			μA	VIN = VSS,VDD = VDD (max)
		PCI					
loz	High-Impedance State Output Current	All	-10		10	μA	VIN = VDD or Vss, VDD = VDD (max), No Pull-up
los	Output short-circuit current	PO11		9		mA	Vout = Vdd,Vdd = Vdd (max) Vout = Vss,Vdd = Vdd (max)
		PO11		6			
Vін	High-level Input Voltage	CMOS	0.7Vdd			V	
		PCI	0.475Vdd				
		CMOS Schmitt	0.7Vdd	1.5			
VIL	Low-Level Input Voltage	CMOS			0.3Vdd	V	
		PCI			0.325Vdd		
		CMOS Schmitt		1.0	0.3Vdd		
Vhys	Hysteresis	CMOS Schmitt		0.5		V	
Vон	High-Level output voltage	PO11	0.7Vdd			V	IOH = 1.4mA,VDD = VDD (min) IOH = -500µA
		PCI	0.9Vdd				
Vol	Low-Level output voltage	PO11			0.4	V	IOL = 1.4mA,VDD = VDD (min) IOL = 1.5mA
		PCI			0.1Vdd		

3.3V

Specified at V_{DD} = +3.3V \pm 5%

Symbol	Parameter	Buffer	Min	Тур	Max	Unit	Conditions
TA	Operating Temperature	All	-40		+85	°C	
V _{DD}	Supply Voltage	All	3.0	3.3	3.6	V	
Ін	High level input current	CMOS			10	μA	VIN = VDD, VDD = VDD (max)
		PCI			10		
lı∟	Low Level input current	CMOS	-10			μA	VIN = VSS,VDD = VDD (max)
		PCI					
loz	High-Impedance State Output Current	All	-10		10	μA	VIN = VDD or Vss, VDD = VDD (max), No Pull-up
los	Output short-circuit current	PO11		14		mA	Vout = Vdd,Vdd = Vdd (max) Vout = Vss,Vdd = Vdd (max)
		PO11		-9			
Vін	High-level Input Voltage	CMOS, LVTTL	2.0			V	
		PCI	0.475Vdd				
		CMOS Schmitt	2.0	1.7			
Vil	Low-Level Input Voltage	CMOS			0.8	V	
		PCI			0.325Vdd		
		CMOS/TTL-level Schmitt		1.1	0.8		
Vhys	Hysteresis	TTL-level Schmitt		0.6		V	
Vон	High-Level output voltage	PO11	0.7Vdd			V	Iон = 2mA,Vbb = Vbb (min) Iон = -500µA
		PCI	0.9Vdd				
Vol	Low-Level output voltage	PO11			0.4	V	IOL = 2mA,VDD = VDD (min) IOL = 1.5mA
		PCI			0.1Vdd		





Specified at V_{CC} = +5V +/- 5%

Symbol	Parameter	Buffer	Min	Тур	Max	Unit	Conditions
TA	Operating Temperature	All	-55		+125	°C	
Vdd	Supply Voltage	5V Tolerant	3.0	3.3	3.6	V	
Vdd5	Supply Voltage	5V Compliant	4.5	5.0	5.5	V	
Ін	High level input current	CMOS			10	μΑ	VIN = VDD, VDD = VDD (max)
lı∟	Low Level input current	CMOS	-10			μΑ	VIN = VSS,VDD = VDD (max)
loz	High-Impedance State Output Current	All	-10		10	μA	VIN = VDD or Vss, VDD = VDD (max), No Pull-up
los	Output short-circuit current	PO11V		8		mA	Vout = Vdd,Vdd = Vdd (max) Vout = Vss,Vdd = Vdd (max)
		PO11V		-7			
Vін	High-level Input Voltage	PICV5	2.0	5.0	5.5	V	
		CMOS/TTL-level Schmitt	2.0	1.7			
VIL	Low-Level Input Voltage	PICV5		0.5Vcc	0.8	V	
		CMOS/TTL-level Schmitt		1.1	0.8		
Vhys	Hysteresis	TTL-level Schmitt		0.6		V	
Vон	High-Level output voltage	PO11V	0.7Vdd			V	Іон = -1.7mA Іон = -1.7mA
		PO11V5	0.7Vcc				
Vol	Low-Level output voltage	PO11V			0.5	V	IOL = 1.7mA
		PO11V5			0.5		

I/O Buffer

Symbol	Parameter	Тур	Unit	Conditions
C IN	Capacitance, Input Buffer (Die)	2.4	pF	3.3V
C OUT	Capacitance, Output Buffer (Die)	5.6	pF	3.3V
С і/о	Capacitance, Bidirectional	6.6	pF	3.3V

4319B-ULC-12/03

5V



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2003. All rights reserved. Atmel[®] and combinations thereof, are the registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others.

