HMC643LC5

GaAs MMIC 6-BIT DIGITAL PHASE SHIFTER, 9 - 12 GHz

Typical Applications

The HMC643LC5 is ideal for:

- EW Receivers
- Weather & Military Radar
- Satellite Communications
- Beamforming Modules
- Phase Cancellation

Features

Low RMS Phase Error: 4.5°

Low Insertion Loss: 7 dB

High Linearity: +38 dBm

360° Coverage, LSB = 5.625°

32 Lead Ceramic SMT Package: 25mm²

Functional Diagram



General Description

The HMC643LC5 is a 6-bit digital phase shifter which is rated from 9 to 12 GHz, providing 360 degrees of phase coverage, with a LSB of 5.625 degrees. The HMC643LC5 features very low RMS phase error of 4.5 degrees and extremely low insertion loss variation of ±0.75 dB across all phase states. This high accuracy phase shifter is controlled with complementary logic of 0/-3V, and requires no fixed bias voltage. The HMC643LC5 is housed in a compact 5x5 mm ceramic leadless SMT package and is internally matched to 50 Ohms with no external components. Simple external level shifting circuitry can be used to convert a positive CMOS control voltage into complementary negative control signals.

Electrical Specifications, T_A = +25° C, 50 Ohm System, Control Voltage = 0/-3V

Parameter	Min.	Typ.	Max.	Units
Frequency Range	9		12	GHz
Insertion Loss*		7	10	dB
Input Return Loss*		13		dB
Output Return Loss*		15		dB
Phase Error*		±5	±15	deg
RMS Phase Error		4.5		deg
Insertion Loss Variation*		±0.75		dB
Input Power for 1 dB Compression		22		dBm
Input Third Order Intercept		38		dBm
Control Voltage Current		<1		mA

*Note: Major States Shown

Insertion Loss, Major States Only



Normalized Loss, Major States Only



Input Return Loss, Major States Only



Phase Error, Major States Only



Output Return Loss, Major States Only



Relative Phase Shift Major States Including All Bits



Relative Phase Shift, RMS, Average, Max, All States



Input IP2, Major States Only



Input IP3, Major States Only



Input P1dB, Major States Only



RMS Phase Error vs. Temperature



Insertion Loss vs. Temperature, Major States Only



Phase Error vs. State, Major States Only



Absolute Maximum Ratings

Input Power (RFIN)	26 dBm (T= +85 °C)
Channel Temperature (Tc)	150 °C
Thermal Resistance (channel to ground paddle)	150 °C/W
Storage Temperature	-65 to +150 °C
Operating Temperature	-40 to +85 °C

Control Voltage

State	Bias Condition
Low (0)	-2.5 to -3.5V @ 0.4 µA Typ.
High (1)	0 to +0.3V @ 0.4 µA Typ.

ELECTROSTATIC SENSITIVE DEVICE
OBSERVE HANDLING PRECAUTIONS

Truth Table

Control Voltage Input										Phase Shift (Degrees) RFIN - RFOUT
Bit 1	Bit 2	Bit 3	$\overline{\text{Bit 3}}$	Bit 4	$\overline{\text{Bit 4}}$	Bit 5	$\overline{\text{Bit 5}}$	Bit 6	$\overline{\text{Bit 6}}$	
0	0	0	1	0	1	0	1	0	1	Reference*
1	0	0	1	0	1	0	1	0	1	5.625
0	1	0	1	0	1	0	1	0	1	11.25
0	0	1	0	0	1	0	1	0	1	22.5
0	0	0	1	1	0	0	1	0	1	45.0
0	0	0	1	0	1	1	0	0	1	90.0
0	0	0	1	0	1	0	1	1	0	180.0
1	1	1	0	1	0	1	0	1	0	354.375

Any combination of the above states will provide a phase shift approximately equal to the sum of the bits selected.

*Reference corresponds to monotonic setting

Pin Descriptions

Pin Number	Function	Description	Interface Schematic
1 - 4, 21 - 32	N/C	No connection required. These pins may be connected to RF/DC ground without affecting performance.	
5, 7, 18, 20	GND	These pins and exposed ground paddle must be connected to RF/DC ground.	
6	RFIN	This port is DC coupled and matched to 50 Ohms.	
9, 10, 11, 12, 14, 17	BIT5, BIT1, BIT2, BIT3, BIT4, BIT6	Non-Inverted Control Input. See truth table and control voltage tables.	
8, 13, 15, 16	$\overline{BIT5}$, $\overline{BIT3}$ $\overline{BIT4}$, $\overline{BIT6}$	Inverted Control Input. See truth table and control voltage tables.	
19	RFOUT	This port is DC coupled and matched to 50 Ohms.	

Outline Drawing



NOTES:

1. PACKAGE BODY MATERIAL: ALUMINA
2. LEAD AND GROUND PADDLE PLATING: 30-80 MICROINCHES GOLD OVER 50 MICROINCHES MINIMUM NICKEL.
3. DIMENSIONS ARE IN INCHES [MILLIMETERS].
4. LEAD SPACING TOLERANCE IS NON-CUMULATIVE
5. PACKAGE WARP SHALL NOT EXCEED 0.05mm DATUM -C-
6. ALL GROUND LEADS AND GROUND PADDLE MUST BE SOLDERED TO PCB RF GROUND.
7. CLASSIFIED AS MOISTURE SENSITIVITY LEVEL (MSL) 1.

Application Circuit

This circuit converts a single line positive (0/+5V) control signal to complementary negative (0/-3V) control signals.



Evaluation PCB



List of Materials for Evaluation PCB 117252 [1][3]

Item	Description
J1 - J2	PCB Mount SMA RF Connector
J3 - J4	Molex Header 2mm
U1	HMC643LC5 6-Bit Digital Phase Shifter
PCB [2]	117186 Eval Board

[1] Reference this number when ordering complete evaluation PCB

[2] Circuit Board Material: Rogers 4350

[3] Please refer to part's pin description and functional diagram for pin out assignments on evaluation board.

The circuit board used in the final application should use RF circuit design techniques. Signal lines should have 50 ohm impedance while the package ground leads and exposed paddle should be connected directly to the ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation board should be mounted to an appropriate heat sink. The evaluation circuit board shown is available from Hittite upon request.

Notes: