Memory FRAM смоз **1 M Bit (64 K × 16)**

MB85R1002

DESCRIPTIONS


The MB85R1002 is an FRAM (Ferroelectric Random Access Memory) chip consisting of 65,536 words x 16 bits of non-volatile memory cells created using ferroelectric process and silicon gate CMOS process technologies. The MB85R1002 is able to retain data without using a back-up battery, as is needed for SRAM. The memory cells used in the MB85R1002 can be used for at least 10¹⁰ read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E²PROM. The MB85R1002 uses a pseudo-SRAM interface that is compatible with conventional asynchronous SRAM.

■ FEATURES

 Bit configuration 	: 65,536 words $ imes$ 16 bits
Read/write endurance	: 10 ¹⁰ times/bit (Min)
• Operating power supply voltage	: 3.0 V to 3.6 V
Operating temperature range	: – 20 °C to +85 °C
Data retention	: 10 years (+55 °C)
LB and UB data byte control	
Package	: 48-pin plastic TSOP (1)
	: 48-pin plastic FBGA



■ PIN ASSIGNMENT



(Continued)


(Continued)

2 0E	3	1 2	3 4 5	5 6 6	A C D F G H			 0 1 				1
		1	1		1 1	6 5	1		, 	-		1
		4	5	D			6	E		2		
			1		4		6	5	4	3	2	
	A0	A1	A2	CE2		A	CE2	A2	A1	A0	ŌE	LB
9 UB	A3	A4	CE1	I/O1		В	I/O1	CE1	A4	A3	UB	I/O9
0 I/O11	A5	A6	I/O2	I/O3		С	I/O3	I/O2	A6	A5	I/O11	I/O10
D I/O12	NC	A7	I/O4	Vcc		D	Vcc	I/O4	A7	NC	I/012	GND
b I/O13	NC	NC	I/O5	GND		Е	GND	I/O5	NC	NC	I/O13	Vcc
5 I/O14	A14	A15	I/O6	I/07		F	I/07	I/O6	A15	A14	I/O14	I/O15
6 NC	A12	A13	WE	I/O8		G	I/O8	WE	A13	A12	NC	I/O16
; A8	A9	A10	A11	NC		Н	NC	A11	A10	A9	A8	NC
	D I/O12 b I/O13 5 I/O14 6 NC	I/O12 NC I/O13 NC I/O14 A14 NC A12	D I/O12 NC A7 c I/O13 NC NC 5 I/O14 A14 A15 6 NC A12 A13	D I/O12 NC A7 I/O4 c I/O13 NC NC I/O5 5 I/O14 A14 A15 I/O6 6 NC A12 A13 WE	D I/O12 NC A7 I/O4 Vcc c I/O13 NC NC I/O5 GND 5 I/O14 A14 A15 I/O6 I/O7 6 NC A12 A13 WE I/O8 C A8 A9 A10 A11 NC	D I/O12 NC A7 I/O4 Vcc a I/O13 NC NC I/O5 GND 5 I/O14 A14 A15 I/O6 I/O7 6 NC A12 A13 WE I/O8 C A8 A9 A10 A11 NC	D I/O12 NC A7 I/O4 Vcc D c I/O13 NC NC I/O5 GND E 5 I/O14 A14 A15 I/O6 I/O7 F 6 NC A12 A13 WE I/O8 G C A8 A9 A10 A11 NC H	D I/O12 NC A7 I/O4 Vcc c I/O13 NC NC I/O5 GND 5 I/O14 A14 A15 I/O6 I/O7 6 NC A12 A13 WE I/O8 C A8 A9 A10 A11 NC	D I/O12 NC A7 I/O4 Vcc c I/O13 NC NC I/O5 GND 5 I/O14 A14 A15 I/O6 I/O7 6 NC A12 A13 WE I/O8 C A8 A9 A10 A11 NC	D I/O12 NC A7 I/O4 Vcc c I/O13 NC NC I/O5 GND 5 I/O14 A14 A15 I/O6 I/O7 6 NC A12 A13 WE I/O8 C A8 A9 A10 A11 NC	D I/O12 NC A7 I/O4 Vcc c I/O13 NC NC I/O5 GND 5 I/O14 A14 A15 I/O6 I/O7 6 NC A12 A13 WE I/O8 C A8 A9 A10 A11 NC	D I/O12 NC A7 I/O4 Vcc c I/O13 NC NC I/O5 GND 5 I/O14 A14 A15 I/O6 I/O7 6 NC A12 A13 WE I/O8

■ PIN DESCRIPTION

Pin name	Function
A0 to A15	Address In
I/O1 to I/O16	Data Input/Output
CE1	Chip Enable 1 in
CE2	Chip Enable 2 in
WE	Write Enable in
OE	Output Enable in
LB, UB	Data Byte Control in
Vcc	Power Supply
GND	Ground
NC	No Connection

■ BLOCK DIAGRAM



Mode	CE1	CE2	WE	OE	LB	UB	I/O1 to I/O8	I/O9 to I/O16	Supply Current
	Н	Х	Х	Х	Х	Х			
Standby Pre-charge	Х	L	Х	Х	Х	Х	High-Z	High-Z	Standby
Stanuby Tre-charge	Х	Х	Н	Н	Х	Х	r iigi1-z	r ligit-z	(Іѕв)
	Х	Х	Х	Х	Н	Н			
	_				L	L	Dout	Dout	
Read	_₹ L	H _√	Н	L	L	Н	Dout	High-Z	
	_	<u> </u>			Н	L	High-Z	Dout	
Read					L	L	Dout	Dout	
(Pseudo-SRAM,	L	Н	Н	Ł	L	Н	Dout	High-Z	
OE control*1)						L	High-Z Dout		Operation
	_				L	L	Din	Din	(Icc)
Write	_₹_ L	H _√	L	Х	L	Н	Din	High-Z	
	_	1			Н	L	High-Z	Din	
Write					L	L	Din	Din	
(Pseudo-SRAM,	L	Н	Y	н	L	Н	Din	High-Z	
WE control*2)					Н	L	High-Z	Din	

■ FUNCTION TRUTH TABLE

Notes : L = V_{IL}, H = V_{IH}, X can be either V_{IL} or V_{IH}, High-Z = High Impedance

 \sim : Latch address and latch data at falling edge, $_{}$: Latch address and latch data at rising edge

*1 : \overline{OE} control of the Pseudo-SRAM means the valid address at the falling edge of \overline{OE} to read.

*2 : $\overline{\text{WE}}$ control of the Pseudo-SRAM means the valid address and data at the falling edge of $\overline{\text{WE}}$ to write.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ra	ting	Unit	
Parameter	Symbol	Min	Мах		
Supply Voltage*	Vcc	-0.5	+4.0	V	
Input Voltage*	VIN	-0.5	Vcc + 0.5	V	
Output Voltage*	Vout	-0.5	Vcc + 0.5	V	
Ambient Operating Temperature	TA	-20	+85	°C	
Storage Temperature	Tstg	-40	+125	°C	

* : All voltages are referenced to GND.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
Falameter	Symbol	Min	Тур	Max	Unit
Supply Voltage*	Vcc	3.0	3.3	3.6	V
Input Voltage (high)*	VIH	Vcc $ imes$ 0.8	—	Vcc + 0.5	V
Input Voltage (low)*	VIL	-0.5		+0.6	V
Ambient Operating Temperature	TA	- 20		+85	°C

* : All voltages are referenced to GND.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

ELECTRICAL CHARACTERISTICS

1. DC CHARACTERISTICS

(within recommended operating conditions)

Parameter	Symbol	Test Conditions	Vá	Unit		
Parameter Symbol			Min	Тур	Max	Unit
Input Leakage Current	Hul	$V_{IN} = 0 V \text{ to } V_{CC}$	—	_	10	μA
Output Leakage Current	lliol	$V_{OUT} = 0 V \text{ to } V_{CC}, \overline{CE}1 = V_{IH} \text{ or } \overline{OE} = V_{IH}$		—	10	μA
Operating Power Supply Current	Icc	$\overline{CE}1 = 0.2 \text{ V}, \text{ CE}2 = \text{V}_{CC}-0.2 \text{ V}, \text{ I}_{out} = 0 \text{ mA}^{*1}$		10	15	mA
		$\overline{CE}1 \ge V_{CC}-0.2 V$				
Standby Current	Isв	CE2 ≤ 0.2 V*2		10	50	۸
Standby Current	ISB	$\overline{OE} \ge V_{CC}-0.2 \text{ V}, \overline{WE} \ge V_{CC}-0.2 \text{ V}^{*2}$				μA
		$\overline{LB} \ge V_{CC}-0.2 \text{ V}, \overline{UB} \ge V_{CC}-0.2 \text{ V}^{*2}$				
Output Voltage (high)	Vон	Іон = -0.1 mA	Vcc imes 0.8			V
Output Voltage (low)	Vol	lo∟ = 2.0 mA		—	0.4	V

*1 : During the measurement of I_{CC} , the Address, Data In were taken to only change once per active cycle. Iout : output current

*2 : All pins other than setting pins should be input at the CMOS level voltages such as H \geq Vcc - 0.2 V, L $\,\leq\,$ 0.2 V.

2. AC TEST CONDITIONS

Supply Voltage : 3.0 V to 3.6 V Operating Temperature : -20 °C to +85 °C Input Voltage Amplitude : 0.3 V to 2.7 V Input Rising Time : 5 ns Input Falling Time : 5 ns Input Evaluation Level : 2.0 V / 0.8 V Output Evaluation Level : 2.0 V / 0.8 V Output Impedance : 50 pF

(1) Read Operation

(within recommended operating conditions)

Beremeter	Symbol	Va	Value			
Parameter	Symbol	Min	Max	Unit		
Read Cycle time	t _{RC}	150		ns		
CE1 Active Time	tca1	120	—	ns		
CE2 Active Time	tca2	120	—	ns		
OE Active Time	t _{RP}	120	—	ns		
LB, UB Active Time	tвР	120	—	ns		
Pre-charge Time	t _{PC}	20		ns		
Address Setup Time	tas	0		ns		
Address Hold Time	tан	50		ns		
OE Setup Time	tes	0		ns		
LB, UB Setup Time	tвs	5	—	ns		
Output Data Hold time	tон	0	—	ns		
Output Set Time	t∟z	30		ns		
CE1 Access Time	tce1		100	ns		
CE2 Access Time	tce2		100	ns		
OE Access Time	toe		100	ns		
Output Floating Time	tонz		20	ns		

(2) Write Operation

(-)	(within recomm	ended operatir	ng condition
Parameter	Symbol	Va	Unit	
Falameter	Symbol	Min	Max	
Write Cycle Time	twc	150		ns
CE1 Active Time	t _{CA1}	120		ns
CE2 Active Time	tca2	120		ns
LB, UB Active Time	tвр	120		ns
Pre-Charge Time	tpc	20		ns
Address Setup Time	tas	0		ns
Address Hold Time	tан	50		ns
LB, UB Setup Time	tßs	5		ns
Write Pulse Width	twp	120		ns
Data Setup Time	tos	0		ns
Data Hold Time	tон	50		ns
Write Setup Time	tws	0		ns

(3) Power ON/OFF Sequence

(within recommended operating conditions)

Parameter	Sym-		Value		Unit
Falameter	bol	Min	Тур	Max	Unit
CE1 LEVEL hold time for Power OFF	t _{pd}	85			ns
CE1 LEVEL hold time for Power ON	t pu	85			ns


3. Pin Capacitance

 $(f = 1 \text{ MHz}, T_A = +25 \circ C)$


Parameter	Symbol	Test Condition		Value		Unit	
Falameter	Symbol	Min		Тур	Max	Unit	
Input Capacitance	CIN	$V_{\text{IN}} = GND$			10	pF	
Output Capacitance	Соит	Vout = GND	—	—	10	pF	


■ TIMING DIAGRAMS

1. Read Cycle Timing 1 (CE1, CE2 Control)




2. Read Cycle Timing 2 (OE Control)






3. Write Cycle Timing 1 (CE1, CE2 Control)

4. Write Cycle Timing 2 (WE Control)



■ POWER ON/OFF SEQUENCE




■ NOTES ON USE


Data that is written prior to IR reflow is not guaranteed to be retained after IR reflow.

ORDERING INFOMATION

Part number	Package
MB85R1002PFTN-GE1	48-pin plastic TSOP(1) (FPT-48P-M25)
MB85R1002BGT-GE1	48-pin plastic FBGA (BGA-48P-M23)

PACKAGE DIMENSIONS







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

(Continued)

(Continued)





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.