

STMPE1208S


Xpander Logic[™] with 12-channel touchkey

Features

- 12 touchkey capacitive sensor inputs
- 12-bit general purpose input/output (GPIO)
- Operating voltage 2.5 5.5 V
- 98 μA in active mode, 60 μA in idle mode
- Dual interrupt output pin
- I²C interface (up to 400 kHz)
- 7 kV HBM ESD protection
- Idle and sleep mode for low power operation
- Advanced data filtering (AFS)
- Environment tracking calibration (ETC)
- Individually adjustable touch variance (TVR) setting for all channels
- Adjustable environmental variance (EVR) for optimal calibration

Applications

- Notebook computers
- Monitors
- Set-top boxes
- Televisions
- Portable media players and game consoles
- Mobile and smart phones
- Home entertainment systems
- Domestic appliances



Description

The STMPE1208S is a 12-channel GPIO capacitive touchkey sensor able to interface a main digital ASIC via the two-line bidirectional bus (I^2C) . It senses changes in capacitance using a fully digital architecture, giving fast and accurate results at very low power consumption. Automatic impedance calibration ensures that changes in environment will never affect the correct operation of the capacitive touchkeys.

Table 1.Device summary

Order code	Package	Packing	
STMPE1208SQTR	QFN40	Tape and reel	

Contents

1	Pin o	configu	ration and function	. 5	
	1.1	Power	r management	. 8	
2	Clock setting				
3	I2C i	interfac	;e	. 10	
4	Pow	er sche	emes	13	
5	Сара	acitive s	sensors	. 14	
	5.1	Capac	citive sensing	. 14	
	5.2	Capac	citance compensation	. 15	
	5.3	Setting	g of TVR and EVR	. 15	
		5.3.1	3-stage data filtering system	. 16	
		5.3.2	Noise filtering	. 17	
		5.3.3	BEEP output	. 17	
		5.3.4	Interrupt system	. 18	
6	Regi	ister ma	ap and function description	19	
7	Com	nmand r	registers	40	
8	Max	imum ra	ating	43	
	8.1	Recon	mmended operating conditions	43	
9	Electrical specifications 44				
10	Package mechanical data 45				
11	Revision history				



List of tables

Table 1.	Device summary
Table 2.	Pin assignments and description5
Table 3.	Clocking system
Table 4.	I2C addresses
Table 5.	Operation modes
Table 6.	Calibration action under different scenarios
Table 7.	Register summary map table
Table 8.	Command registers
Table 9.	Absolute maximum ratings
Table 10.	Recommended operating conditions
Table 11.	DC electrical characteristics (-40 - 85 °C unless otherwise stated))
Table 12.	QFN40 (5 x 5 mm) mechanical data
Table 13.	Document revision history



List of figures

Figure 1.	STMPE1208S pin configuration	. 5
Figure 2.	STMPE1208S block diagram	
Figure 3.	Application diagram	. 7
Figure 4.	STMPE1208S operating states	. 8
Figure 5.	Read and write modes (random and sequential)	12
Figure 6.	Power using the internal regulator	13
Figure 7.	Power bypassing the internal regulator	13
Figure 8.	Capacitive sensors	14
Figure 9.	Capacitive sensing	14
Figure 10.	Capacitance compensation	15
Figure 11.	3-stage data filtering system	17
Figure 12.	Interrupt system	18
Figure 13.	Software interface (G_INT based)	41
Figure 14.	Software interface (T_INT based)	42
Figure 15.	QFN40 (5 x 5 mm) package outline	46
Figure 16.	QFN40 recommended footprint without ground pad VIA	47
Figure 17.	QFN40 recommended footprint with ground pad VIA	47
Figure 18.	QFN40 tape information	
Figure 19.	Reel information	49



1 Pin configuration and function

ŝ 9 ~ ø S_IN_3 S S_IN S_IN S_N VREG S_IN GND HΗΛ V25 Т S_IN_2 S_IN_9 Γ S_IN_1 S_IN_10 S_IN_0 S_IN_11 RESET_N S_REF GND ID_1 STMPE1208S Γ ID_0 VPH GPIO_5 GPIO_6 GPIO_7 GPIO_4 Γ GPIO_3 GPIO_8 GPIO_9 GPIO_2 2 GPIO_0 SDATA GPIO_10 GPI0_1 SCLK T_INT G_INT BEEP TCLK GPI0_11 CS00037

Figure 1. STMPE1208S pin configuration

 Table 2.
 Pin assignments and description

Pin number	Pin name	Description
1	GPIO_1	General purpose I/O
2	GPIO_0	General purpose I/O
3	SDATA	I ² C data
4	SCLK	I ² C clock
5	T_INT	Touch interrupt
6	G_INT	General interrupt
7	BEEP	Beep output
8	TCLK	Test pin (to be grounded)
9	GPIO_11	General purpose I/O
10	GPIO_10	General purpose I/O
11	GPIO_9	General purpose I/O



Pin number	Pin name	Description
12	GPIO_8	General purpose I/O
13	GPIO_7	General purpose I/O
14	GPIO_6	General purpose I/O
15	VPH	3 –5.5 V power supply (regulator input) Supply to this pin is also used for powering the GPIO
16	GND	Ground
17	S_REF	Touch sensing reference.
18	S_IN_11	Capacitance sensing input 11
19	S_IN_10	Capacitance sensing input 10
20	S_IN_9	Capacitance sensing input 9
21	S_IN_8	Capacitance sensing input 8
22	S_IN_7	Capacitance sensing input 7
23	S_IN_6	Capacitance sensing input 6
24	GND	Ground
25	V25	2.5 V supply
26	VREG	Internal regulator output
27	VPH	3 –5.5 V power supply (regulator input)
28	S_IN_5	Capacitance sensing input 5
29	S_IN_4	Capacitance sensing input 4
30	S_IN_3	Capacitance sensing input 3
31	S_IN_2	Capacitance sensing input 2
32	S_IN_1	Capacitance sensing input 1
33	S_IN_0	Capacitance sensing input 0
34	RESET_IN	Active low reset pin. This pin should be held 'low' for 10 mS from power stable state. Recommended: 47 K resistor with 0.47 μ F capacitor
35	ID_1	I ² C address
36	ID_0	I ² C address
37	GPIO_5	General purpose I/O
38	GPIO_4	General purpose I/O
39	GPIO_3	General purpose I/O
40	GPIO_2	General purpose I/O

 Table 2.
 Pin assignments and description (continued)









Figure 3. Application diagram






1.1 Power management

The STMPE1208S operates in 3 states.





On RESET, the STMPE1208S enters the ACTIVE state immediately.

Upon a fixed period of inactivity, the device enters into the SLEEP state. Any touch activity in SLEEP state would cause the device to go back to ACTIVE state.

In SLEEP mode:

-Calibration continues if F2A bit is set in CONTROL register

-Calibration stops if F2A bit is NOT set in CONTROL register

If no touch activity is expected, the host may set the device into HIBERNATE state to save power.

2 Clock setting

The STMPE1208S uses a flexible clocking system that allows the user to adjust the clock speed for optimization of power consumption.

220		Clock		Active	Idle
OSC	PDIV		NDIV	Sensor clock	
	00		0	20 KHz	100 Hz
	00	1.6 MHz	1	10 KHz	50 Hz
	01	800 KHz	0	10 KHz	50 Hz
1.6 MHz	01		1	5 KHz	25 Hz
	10	400 KHz	0	5 KHz	25 Hz
	10		1	2.5 KHz	12.5 Hz
	11	200 KHz	0	2.5 KHz	12.5 Hz
		200 NHZ	1	1.25 KHz	6.25 Hz

Table 3. Clocking system

The clock frequency must be set to value higher than the expected I²C frequency.



3 I²C interface

The features that are supported by the I²C interface are the following ones:

- I²C slave device
- Compliant to Philips I²C specification version 2.1
- Supports standard (up to 100 kbps) and fast (up to 400 kbps) modes.
- 7-bit and 10-bit device addressing modes
- General call
- Start/Restart/Stop

The address is selected by the state of 2 pins. The state of the pins is read upon reset and then the pins can be configured for normal operation. The pins have a pull-up or down to set the address. The I^2C interface module allows the connected host system to access the registers in the STMPE1208S.

		7-bit address	7-bit address			
ID_1	ID_0		Write	Read		
0	0	0x58	0xB0	0xB1		
0	1	0x59	0xB2	0xB3		
1	0	0x5A	0xB4	0xB5		
1	1	0x5B	0xB6	0xB7		

Table 4. I²C addresses

Start condition

A Start condition is identified by a falling edge of SDATA while SCLK is stable at high state. A Start condition must precede any data/command transfer. The device continuously monitors for a Start condition and will not respond to any transaction unless one is encountered.

Stop condition

A Stop condition is identified by a rising edge of SDATA while SCLK is stable at high state. A Stop condition terminates communication between the slave device and bus master. A read command that is followed by NoAck can be followed by a Stop condition to force the slave device into idle mode. When the slave device is in idle mode, it is ready to receive the next I2C transaction. A Stop condition at the end of a write command stops the write operation to registers.

Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter releases the SDATA after sending eight bits of data. During the ninth bit, the receiver pulls the SDATA low to acknowledge the receipt of the eight bits of data. The receiver may leave the SDATA in high state if it would to not acknowledge the receipt of the data.



Data Input

The device samples the data input on SDATA on the rising edge of the SCLK. The SDATA signal must be stable during the rising edge of SCLK and the SDATA signal must change only when SCLK is driven low.

Slave device address

The slave device address is a 7 or 10-bit address, where the least significant 3-bit are programmable. These 3-bit values will be loaded in once upon reset and after that these 3 pins no longer be needed with the exception during General Call. Up to 4 STMPE1208S devices can be connected on a single I^2C bus.

Memory addressing

For the bus master to communicate to the slave device, the bus master must initiate a Start condition and followed by the slave device address. Accompanying the slave device address, there is a Read/ bit (R/). The bit is set to 1 for read and 0 for write operation.

If a match occurs on the slave device address, the corresponding device gives an acknowledgement on the SDA during the 9th bit time. If there is no match, it deselects itself from the bus by not responding to the transaction.

Mode Byte		Programming sequence	
		Start, Device address, $R/W = 0$, Register address to be read	
		Restart, Device address, $R/\overline{W} = 1$, Data Read, STOP	
Read	≥1	If no Stop is issued, the Data Read can be continuously performed. If the register address falls within the range that allows an address auto- increment, then the register address auto-increments internally after every byte of data being read. For those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write operations. Refer to the memory map table for the address ranges that are auto and non-increment. An example of such a non-increment address is FIFO	
		Start, Device address, $R/\overline{W} = 0$, Register address to be written, Data Write, Stop	
Write	≥1	If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto- increment, then the register address auto-increments internally after every byte of data being written in. For those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write operations. Refer to the memory map table for the address ranges that are auto and non-increment.	

Table 5.Operation modes



One byte Read	Image: transmission of transm
More than one byte Read	Let Device Q = X = Reg X = Device I = X = Data Data Data Data Kaddress X = X = X = X = Device X = X = Data X = N = Data X = X = X = Z =
One byte Write	Let Device Image: Address Image: Addres Image
More than one byte Read	Transmission Device Image: Product state Text state Reg Address Text state Data to Write Data to Write + 1 Text state Data to Write + 2
	Master Slave


Figure 5. Read and write modes (random and sequential)



4 Power schemes


The STMPE1208S can be powered by a 2.5 V supply directly, or 3.0 - 5.5 V supply through the internal voltage regulator.

Figure 6. Power using the internal regulator



1. REG_DISABLE bit in CTRL_2 register = 0

Figure 7. Power bypassing the internal regulator



1. REG_DISABLE bit in CTRL_2 register = 1




57

5 Capacitive sensors

The STMPE1208S capacitive sensor is based on fully digital, impedance change detection engine that is capable of detecting very small change in capacitance.





5.1 Capacitive sensing

The STMPE1208S senses a human touch by the additional capacitance introduced to the pad (with respect to ground). This capacitance causes a delay in a clock signal on the sensing pad, and the delay in the sensing pad is compared with a reference clock and the difference is a direct representation of the additional capacitance introduced by the proximity/touch of finger.




Figure 9. Capacitive sensing

5.2 Capacitance compensation

The STMPE1208S is capable to measuring up to 7.2 pF in capacitance difference between the reference point (Zref) and the individual channels. In the case where the PCB connection between the sensor pads and the device is too long, the "REFERENCE DELAY" register is able to shift the reference by up to 6.0 pF, allowing the TOUCH channels to measure added capacitance 7.2 pF with offset of 6.0 pF, as shown in following diagram.

In case this is still not enough to compensate for the capacitance on sensor lines (due to very long sensor trace), an external capacitor of up to 30 pF can be connected at the A_Ref pin. This allows to further shift up the dynamic range of the capacitance measurement.




Figure 10. Capacitance compensation

The sensed capacitance is accessible to host through the "IMPEDANCE" registers.

5.3 Setting of TVR and EVR

The STMPE1208S uses 2 main parameters to control the sensitivity and calibration of the capacitive sensing system. TVR (touch variance) is a channel-specific value, that specifies the number of steps the sensed capacitance must be above the internal reference, to be considered a touch. Generally, this should be set as 4 - 10, but it must be bigger than EVR.

The EVR (environment variance) is a shared value that is applied to all the channels. This specifies the maximum change in capacitance that can be considered due to the shifting of the environmental factor. Generally, this should be set to 1-5, but it must be less than TVR.

Environment tracking calibration

On power up, a calibration is executed. The initial calibration takes about 150 clock cycles of sensor clock for completion. Using 5 kHz sensor clock, this would be 30 mS.

However, if any of the sensors are touched during powering up, calibration is delayed, until all sensors are untouched. In this case, the time taken for calibration, from the time when all sensors are untouched is:

2 * calibration interval + 150 * sensor clock period



The STMPE1208S maintains 2 parameters for each TOUCH channels: TVR and CALIBRATED IMPEDANCE. CALIBRATED IMPEDANCE is an internal reference of which, if the currently measured IMPEDANCE exceeds the CALIBRATED IMPEDANCE by a magnitude of TVR, it is considered a TOUCH.

If the IMPEDANCE is more than the CALIBRATED IMPEDANCE, but the magnitude does not exceed CALIBRATED IMPEDANCE by TVR, it is not considered a TOUCH. In this case, 2 scenarios are possible:

- 1. Environmental changes has caused the IMPEDANCE to increase
- 2. Finger is near the sensing pad, but not near enough

In case 1, the change in IMPEDANCE is expected to be small, as environmental changes are normally gradual. A value "EVR" is maintained to specify the maximum IMPEDANCE change that is still considered an environmental change.

Table 6.	Calibration	action under	[•] different	scenarios

Scenario	Touch sensing and calibration action
IMP>CALIBRATED IMP + TVR	TOUCH, no calibration
IMP>CALIBRATED IMP + EVR	NO TOUCH, no calibration
IMP <calibrated +="" imp="" tvr<br="">IMP<calibrated +="" evr<="" imp="" td=""><td>NO TOUCH, new CALIBRATED IMP = previous</td></calibrated></calibrated>	NO TOUCH, new CALIBRATED IMP = previous
IMP>CALIBRATED IMP	CALIBRATED IMP + change in IMP
IMP <calibrated imp<="" td=""><td>NO TOUCH, new CALIBRATED IMP = new IMP</td></calibrated>	NO TOUCH, new CALIBRATED IMP = new IMP

ETC WAIT register state a period of time of which, all TOUCH inputs must remain "NO TOUCH" for the next calibration to be carried out.

CAL INTERVAL states the period of time between successive calibrations when there are prolonged NO TOUCH condition.

5.3.1 3-stage data filtering system

The output from the calibration unit is an instantaneous "TOUCH" or "NO TOUCH" status. This output is directed to the filtering stage where the 2 stage noise filtering and 1 stage data filtering is applied to the touch status.






Figure 11. 3-stage data filtering system

Integration and filtering unit

TOUCH is sampled across a programmable period of time. The output of the integration stage would be a "STRENGTH" (in STRENGTH register) that indicates the number of times a "TOUCH" is seen, across the integration period. The "STRENGTH" is then compared with the value in "STRENGTH THRESHOLD" register. If STRENGTH exceeds the STRENGTH THRESHOLD, this is considered a valid TOUCH.

If required, a 2nd stage filtering feature controlled by FILTER_ PERIOD and FILTER THRESHOLD registers.

In data filtering stage, 3 modes of operation are supported:

AFS Mode 1: Only the TOUCH channel with highest STRENGTH is taken

AFS Mode 2: All TOUCH channels with STRENGTH > STRENGTH THRESHOLD is taken

AFS Mode 3: The 2 TOUCH channels with the highest STRENGTH are selected.

These modes are selected using the FEATURE SELECTOR register.

The final, filtered data is accessible through the TOUCH BYTE register.

5.3.2 Noise filtering

When the STMPE1208S is operating in the vicinity of highly emissive circuits (DC-DC Converter, PWM Controller/Drive etc), the sensor inputs will be affected by high-frequency noise. In this situation, the 2-stage time-integrating function could be used to distinguish between real touch, or emission-related false touch.

5.3.3 **BEEP** output

STMPE1208S is able to drive an external Piezo Buzzer directly with the built-in beep generator. The BEEP output can be programmed to varies from 1.5 KHz to 400 KHz, with period of 100 uS to 2.5 S.




5.3.4 Interrupt system

2 interrupt pins are available in STMPE1208S for different application needs.

- G_INT asserts when there are any unmasked interrupt events
- T_INT asserts when there are any TOUCH events

Figure 12. Interrupt system



1. G_INT is cleared by writing to the INT CLEAR register

2. T_INT is cleared by reading the Touch Byte register



6 Register map and function description

This section lists and describes the registers of the STMPE1208S device, starting with a register map and then detailed descriptions of register types.

Address	Module register	Туре	Reset value	Description
0x00	FEATURE_SEL	R/W	0x04	Feature selection
0x01 –0x0C	TVR 0 –11	R/W	0x08	TVR (touch variance) setting of each capacitive channel
0x0D	EVR	R/W	0x04	EVR (enviromental variance) setting of all 12 channels
0x0E	ETC_WAIT	R/W	0x27	Wait time for calibration
0x0F	REF_DELAY	R/W	0x00	Value of reference delay chain
0x10-0x1B	STRENGTH_THRES	R/W	0x01	Setting of strength threshold for each channel
0x1C	INTEGRATION_ TIME	R/W	0x0F	Integration time for AFS mode
0x1D	IDLE_TIME	R/W	0x0F	Period to enter IDLE mode after non-activity
0x1E	GPIO_REG_L	R/W	0x00	Output state of I/O if configured as GPIO
0x1F	GPIO_REG_H	R/W	0x00	Output state of I/O if configured as GPIO
0x20	GPIO_CFG_L	R/W	0x00	To configure I/O as GPIO or direct capacitive measurement output
0x21	GPIO_CFG_H	R/W	0x00	To configure I/O as GPIO or direct capacitive measurement output
0x22	GPIO_DIR_L	R/W	0x00	Direction of GPIO
0x23	GPIO_DIR_H	R/W	0x00	Direction of GPIO
0x24	CTRL_1	R/W	0x00	Functional control of capacitive sensing
0x25	CTRL_2	R/W	0x00	Functional control of capacitive sensing
0x26	INT_MASK	R/W	0x00	Mask for GINT interrupt sources
0x27	INT_CLR	R/W	0x00	Writing this register clears the INT Pending register
0x28	BEEP_PER	R/W	0x00	Set the period of BEEP output
0x29	BEEP_FREQ	R/W	0x00	Set the frequency of BEEP output

 Table 7.
 Register summary map table



Table 7. Register summary map table (continued)									
Address	Module register	Туре	Reset value	Description					
0x2A	CAL_INTERVAL	R/W	0x30	Set the interval between calibrations					
0x2B	EXT_INT_EN	R/W	0x00	Enable for GPIO interrupt					
0x2C	EXT_INT_POL	R/W	0x00	Polarity of GPIO interrupt					
0x2D	FILTER_PERIOD	R/W	0x00	Set the period for filter feature					
0x2E	FILTER_TRES	R/W	0x00	Set the threshold of filter feature					
0x50 –0x5B	STRENGHT	R	0x00	Strength recorded during each integration period in AFS mode					
0x5C –0x67	CAL_IMP	R	0x00	Reference impedance of each channel after ETC calibration					
0x68 –0x73	IMP	R	0x00	Measured impedance of each channel					
0x74	STA	R	0x00	Power management mode					
0x75	TOUCH_BYTE_L	R	0x00	Touch sensing data output					
0x76	TOUCH_BYTE_H	R	0x00	Touch sensing data output					
0x77	INT_PENDING	R	0x00	Status of GINT interrupt sources					
0x78	GPIO_IN_L	R	0x00	GPIO input states can be read here					
0x79	GPIO_IN_H	R	0x00	GPIO input states can be read here					
0xF8	CLK_SRC_INTERN	W	_						
0xF9	CLK_SRC_EXT	W	-						
0xFA	BIAS_OFF	W	-						
0xFB	BIAS_ON	W	_						
0xFC	WAKEUP_SLEEP	W	_						
0xFD	ENTER_SLEEP	W	-						
0xFE	COLD_RST	W	_						
0xFF	WARM_RST	W	_						

 Table 7.
 Register summary map table (continued)



FEATURE_SEL

Feature selection register

7	6	5	4	3	2	1	0				
	F	RESERVED		AFS3	AFS2	AFS1	FILTER_EN				
Address:		0x00									
Туре:		R/W	₹/W								
Reset:		0x04	0x04								
Description:		The feature selection register is used to select the AFS mode and filter enable									
[7	[7:4] RESERVED										
	[3]	AFS3: write '1' to	enable AF	S mode 3 (t	wo strongest keys	only)					
	[2]	AFS2: write '1' to	enable AF	S mode 2 (a	all keys above three	shold)					
	[1]	AFS1: write '1' to	enable AF	S mode 1 (c	one strongest key o	only)					
	[0]	FILTER_EN: writ	e '1' to ena	ble filter feat	ure						
	Note: only one bit among AFS1, AFS2, AFS3 could be set to '1' at the same time. If n one are set to '1', results of the operation would be unpredictable.										

TVR	Touch variance register [0-11]								
7	6	5	4	3	2	1	0		
-				TVI	२ [6:0]				
Address:		0x01 - 0x0C							
Туре:		R/W							
Reset:		0x08							
Description:		Setting the TV	R betweer	n 0 - 99					
	A high TVR value decreases the sensitivity of the sensor, but increasing its tolerance to ambient noise. A small TVR value increases the sensitivity.								
		Each step of T	VR is equi	valent to a c	apacitance of 6	60 fF			
		Recommended	d value to [·]	TVR is 4-8.					
	[7]	RESERVED							
	[6:0]	TVR [6:0]							



Register map and function description

EVR		Enviromental variance register								
7 6	5	4	3	2	1	0				
-		evr [6:0]								
Address:	0x0D									
Туре:	R/W									
Reset:	0x04									
Description:	EVR is used to detect "Non-Touch" condition. Each step of EVR is equivalent to a capacitance of 60 fF. Recommended value to EVR is 2-6 (EVR must always be smaller than TVR).									
[7] RESERVED									
[6:0] EVR [6:0]									
ETC_WAIT		Envi	romental	racking cal	ibration wait	time				
7 6	5	4	3	2	1	0				
			ETC_WAIT [7:	0]						

Address:	0x0E
Туре:	R/W
Reset:	0x27
Description:	Wait time for ETC operation, from the first instance of all 12 keys returning to no-touch status. ETC wait time = ETC_Wait[7:0] *64 *clock period. A "non-touch" condition must persist for this wait time, before an ETC operation is carried out.
г	

[7:0] **ETC_WAIT** [7:0]



REFERENCE_DELAY Reference delay

7	6	5	4	3	2	1	0				
RESERVED			REFERENCE_DELAY								
Address:		0x0F									
Туре:		R/W									
Reset:		0x00									
Description	:		Reference delay register. Valid range = 0-128. Each step represents capacitance value of 60 pF. Warm reset is required after this value is updated.								
	[7]	RESERVED									
	[6:0]	REFERENCE_I	DELAY:								
		Valid range = 0-	127								
		Each step repre	•		•						
		Warm reset is re	equired after	r this value is u	updated						



[7:0] **IDLE_TIME**

STRENGTH_T	Strength threshold									
7 6	5	4	3	2	1	0				
STRENGTH_THRESHOLD										
Address:	0x10 - 0x1B									
Туре:	R/W									
Reset:	0x01									
Description:	Setting threshold	to be usec	I in AFS mode	to determin a va	lid touch.					
[7:0]	[7:0] STRENGTH_THRESHOLD									
INTEGRATION	I_TIME	Integra	ntion time re	egister						
7 6	5	4	3	2	1	0				
		INT	EGRATION_TIME							
Address:	0x1C									
Туре:	R/W									
Reset:	0x0F									
Description:	Integration time in	AFS mod	le.							
[7:0]										
	Total period of inte	egration =	sensor clock p	period * integratio	on time [7:0]					
IDLE_TIME		Idle tin	ne register							
7 6	5	4	3	2	1	0				
			IDLE_TIME							
Address:	0x1D									
Туре:	R/W									
Buffer:										
Reset:	0x0F									
Applicability:										
Description:	The device enters time [7:0] * 5000 *			ot touch detected	l for a period eq	ual to idle				

24/51



GPIO_ST	_STA_L GPIO state register L									
7	6	5	4	3	2	1	0			
IO-7	IO-6	IO-5	IO-4	IO-3	IO-2	IO-1	IO-0			
Address:	0x	0x1E								
Туре:	R/	W								
Reset:	0x	:00								
Descriptio	re	If a DIO is set to function as GPIO (GPIO_CFG register) and output (GPIO_DIR register), the bits in this register would determine the output value of the corresponding GPIO. Applicable for GPIOs 0 - 7.								

GPIO_STA_H

GPIO state register H

7	6	5	4	3	2	1	0			
	RESE	RVED		IO-11	IO-10	IO-9	IO-8			
Address:	0x′	1F								
Туре:	R/\	R/W								
Reset:	0x0	00								
Description:	reg	If a DIO is set to function as GPIO (GPIO_CFG register) and output (GPIO_DIR register), the bits in this register would determine the output value of the corresponding GPIO. Applicable for GPIOs 8 - 11.								

GPIO_CFG_L GPIO configuration register							
7	6	5	4	3	2	1	0
IO-7	IO-6	IO-5	IO-4	IO-3	IO-2	IO-1	IO-0
Address:	0x	20					
Туре:	R/	W					
Reset:	0x	:00					
Descriptio			this GPIO c ⁻ GPIOs 0-7		n register sets the	e corresponding	DIO as GPIO.

GPIO_CFG_H

GPIO configuration register

7	6	5	4	3	2	1	0
	RESE	RVED		IO-11	IO-10	IO-9	IO-8
Address:	0x2	21					
Туре:	R/V	N					
Reset:	0x0	00					
Description:		iting '1' in th plicable for (register sets the	e corresponding	DIO as GPIO.



0x00

GPIO_DIR_L GPIO direction register										
7	6	5	4	3	2	1	0			
IO-7	IO-6	IO-5	IO-4	IO-3	IO-2	IO-1	IO-0			
Address:	0x	22								
Туре:	R/	R/W								
Reset:	0×	:00								
Descriptio	Description: Writing '1' in this register sets the corresponding GPIO as input. Writing '0' in this register sets the corresponding GPIO as output. Applicable for GPIOs 0-7.									
GPIO_DI	GPIO_DIR_H GPIO direction register									

••_•			er ie an eenen ieg.eter				
7	6	5	4	3	2	1	0
	RESE	RVED		IO-11	IO-10	IO-9	IO-8
Address:	0x2	23					
Туре:	R/\	N					

Description: Writing '1' in this register sets the corresponding GPIO as input. Writing '0' in this register sets the corresponding GPIO as output. Applicable for GPIOs 8-11.

Reset:



CTRL_1

Control register 1

7	6	5	4	3	2	1	0		
-	F2A	PDIV	[1:0]	NDIV	HDC_U	HDC_C	HOLD_C		
Address:		0x24							
Гуре:		R/W							
Reset:		0x00							
Description	:	Control registe	er.						
	[7]	RESERVED							
	[6]	F2A: Write '1' to force stability, this bit			ive mode at all tim mes.	es. For best perfo	rmance and		
	[5:4]	PDIV[1:0]: '00' : System clo '01' : System clo '10' : System clo '11' : System clo	ock = 800KH ock = 400KH	z z					
	[3]	NDIV: Sensor clock fre '0' :sensor clock '1' :sensor clock Initial calibration	= system cl = system cl	ock / 80 ock / 160	50				
	[2]	HDC_U : Unconditional host driven calibration. Executes an unconditional calibration. This is valid "Hold C" bit is set, and device in Active mode. Reads '0' when calibration is completed.							
	[1]	HDC_C: Conditional hos	t driven calib	oration. Exec	utes a calibration i	f no touch is being	sensed.		
	[0]	HOLD_C:							

'0' for auto-calibration mode

'1' disables auto-calibration



				5			
7	6	5	4	3	2	1	0
	F	RESERVED		REGD	SCD	BEEP_ON	INT_POL
Address:		0x25					
Туре:		R/W					
Reset:		0x00					
Description:		Control registe RESERVED	r.				
	[3]	REGD: '0' to enable inte '1' to disable	rnal regulat	or (default)			
	[2]	SCD : Sensor clo Write '1' to disab		lock.			
	[1]	BEEP_EN: '1' to enable bee	p output				
	[0]	INT_POL: Interr '0' for rising edge '1' for falling edg	e				

CTRL_2

Control register 2



INT_MASK	(Inter							
7	6	5	4	3	2	1	0			
-	EOC	EINT		-	12A	A2I	TOUCH			
Address:		0x26								
Туре:		R/W								
Reset:		0x08								
Description:	[7]	RESERVED	nis register	disables the	e corresponding	interrupt source	Э.			
		EOC: End of calibration	n.							
		EINT: EINT interrupt s	ources (GP	IO input) char	nges.					
	[4:3]	RESERVED								
		I2A : SLEEP to active	transition							
		A2I : Active to idle tra	nsition							
	[0]	TOUCH:								

Touch detect.



INT_CLR	INT_CLR Interrupt clear register										
7	6	5	4	3	2	1	0				
-	EOC	EINT		-	I2A	A2I	TOUCH				
Address:		0x27									
Туре:											
Reset:		0x00									
Description: If the corresponding bit in the INT_PENDING register is set, system software must write '1' to this register to clear the bits in INT_PENDING register.											
	[7]	RESERVED									
[6] EOC : End of calibration.											
	[5]	EINT: EINT interrupt s	sources (GP	PIO input) cha	nges.						
	[4:3]	RESERVED									
	[2]	I2A: SLEEP to active	e transition								
	[1]	A2I: Active to idle tra	ansition								
	[0]	TOUCH : Touch detect.									
BEEP_P	BEEP_PERIOD Beep period										

—							
7	6	5	4	3	2	1	0
				BEEP_PERIOD	[7:0]		
Address:	()x28					
Туре:	F	R/W					
Reset:	()x00					
Description:	E	Beep period					
	[7:0] E	BEEP_PERIOD	:				
	F	Period = Beep P	eriod [7:0]	* 8* System Cl	ock Period		
	F	System Clock Pe Period of Beep (Period of Beep (min) = 0.6	25 μs * 8* 1 = 5	•	Hz)	



BEEP_FREQUENCY Beep frequency

7	6	5	4	3	2	1	0			
			E	BEEP_FREQUENC	CY[7:0]					
Address:	0x2	29								
Туре:	R/V	V								
Reset:	0x(00								
Description:	Be	ep frequenc	cy in KHz =	= system cloc	k/(beep freque	ency [7:0]*2)+2)				
	[7:0] BEEP_FREQUENCY:									
		Freq = 200								

Max Freq = 1.6 MHz/2 = 800 kHz

CAL_INTERVAL **Calibration interval** 6 7 5 4 3 2 1 0 INTERVAL[7:0] 0x2A Address: Type: R/W **Reset:** 0x30 **Description:** Calibration interval [7:0] **INTERVAL**: Interval between calibration = Calibration Interval [7:0] * sensor clock period * 50



57

EXT_INT	_EN	register								
7	6	5 4 3 2 1 0								
IO-7	IO-6	IO-5	IO-4	IO-3	IO-2	IO-1	IO-0			
Address:	0:	<2B								
Туре:	R	W								
Reset:	0:	k 00								
Descriptio	n: E	Enable of the GPIO interrupt.								
		'1' enables the corresponding GPIO to generate an interrupt on detecting change in its input. Only GPIO 0-7 is able to generate interrupts.								

External interrupt polarity register

7	6	5	4	3	2	1	0				
IO-7	IO-6	IO-5	IO-4	IO-3	IO-2	IO-1	IO-0				
Address:	0x:	2B									
Туре:	R/\	R/W									
Reset:	0x(0x00									
Descriptio	n: Pol	arity of GPIC) interrupt.								
	'0'	'0' positive edge on external interrupt input sets GINT.									
	'1'	'1' negative edge on external interrupt input sets GINT.									

FILTER_PERIOD Filter period

7	6	5	4	3	2	1	0
				FILTER_PERIOD	[7:0]		
Address:	0×	2D					
Туре:	R/	W					
Reset:	0>	(00					
Description:	Fi	lter period.					
		LTER_COUN		ouch output in	AFS mode.		
			,				– 1 <i>4</i>

AFS touch output is monitored for filter period [7:0] times every integration time. For each time a "touch status" is detected, an internal "Filter Counter" is incremented once. This counter value is then compared with Filter Threshold (register 0x3E).



FILTER_THRESHOLD

Filter threshold

7	6	5	4	3	2	1	0
				FILTER_THRESH	OLD		
Address:		0x2E					
Туре:		R/W					
Reset:		0x00					
Description:		Filter threshold					
	[7:0]	FILTER_THRES	HOLD:				
		An internal "Filte has occurred.	r counter"	is compared wi	th Filter Thresho	old [7:0] to determine	e if a valid touch
		Note: I ² C writes followed, the write				However as long as	I ² C timing is

STRENGTH	Strength								
7	6	5	4	3	2	1	0		
			STREN	GTH					
Address:	0x50 - 5	В							
Туре:	R								
Reset:	0x00								
Description:		Counts the number of times a sensed impedance exceeds calibrated reference impedance over and integration time. Maximum strength equals integration time [7:0]							

[7:0] STRENGTH:

Read-only field.



CALIBRATED_IMPEDANCE Calibrated impedance

7	6	5	4	3	2	1	0		
CAL_IMPEDANCE									
Address:	0x5C - 0x67								
Туре:	R								
Reset:	0x00								
Description:	Description: Calibrated reference impedance = 128 - CAL.Impedance[7:0].								
[7:0] CALIBRATED IMPEDANCE : Calibrated reference impedance.									

IMPEDANCE

Impedance

7	6	5	4	3	2	1	0	
			IMPED	ANCE				
Address:	0x68 - 0)x73						
Туре:	R							
Reset:	0x00							
Description:	Impedance is the instantaneous impedance value seen at the input pin of each cap. sensing pin.							

[7:0] IMPEDANCE:

Currently sensed impedance



STATUS

Status register

7	6	5	4	3	2	1	0
			RESERVED				IDLE
Address:	0x74						
Туре:	R						
Reset:	0x00						
Applicability:							
Description:	IDLE: R mode	eads '1' if de	evice is curren	itly in IDLE m	ode, reads '0	' if device is	not in IDLE

[7:6] RESERVED

[0] **IDLE**: Currently sensed impedance

TOUCH_BYTE_L

Touch byte L

7	6	5	4	3	2	1	0		
CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0		
Address:	0x75								
Туре:	R								
Reset:	0x00								
Description:	> Calib	CH n: Reads the touch status of channel n (n=0-7). If the key is touched (Impedance > Calibrated Impedance + TVR), the corresponding bit in this register will read '1'. Reading TOUCH_BYTE_L and TOUCH_BYTE_H will clear the TINT assertion.							



TOUCH_BYTE_H Touch byte H

7	6	5	4	3	2	1	0
	RESERVED			CH11	CH10	CH9	CH8
Address:	Address: 0x76						
Туре:	R						
Reset:	0x00						
Description:	> Calibrate	d Impedan	ce + TVR),	channel n (n= the correspon OUCH_BYTE	nding bit in th	is register wi	ll read '1'.
[7:4]	RESERVED						
[3]	CH11:						
[2]	CH10:						
[1]	CH9:						
[0]	CH8:						



INT_PENDING	Interrupt pending					
7	6 5	4	3	2	1	0
	RESERVED		EOC	I2A	A21	TOUCH
Address:	0x77					
Type: R						
Reset:	0x00					
Description:	Description: This register reflects the status of various possible interrupt sources. Upon the occurrence of an event, the corresponding bit in this register will be set to '1' by the hardware.					
[7:4]	RESERVED					
[3]	EOC: End of calibration					
[2]	I2A: SLEEP to active tran	sition				
[1]	A21: Active to SLEEP tran	sition				
[0]	TOUCH : Touch detect					
GPIO_IN_L		GPIO inpu	t state (lov	ver) registe	er	
Address:	0x79					
Туре:	R	र				
Reset:	0x0					
Description:	Reads the current	logical level of	f correspondir	ng DIO if it is	set as GPIO	input.

INT_PENDING



GPIO_IN_H	GPIO input state (higher) register
Address:	0x7A
Туре:	R
Reset:	0x00
Description:	Reads the current logical level of corresponding DIO if it is set as GPIO input.

7 Command registers

The command registers do not have a data field. The device carries out a predetermined operation upon receiving a write access to these address offset. However, a dummy data-phase is used to complete the l^2C transaction.

Command	Operation
0xF8 CLK_SRC_INTERNAL	Use internal OSC as clock source
0xF9 CLK_SRC_EXTERNAL	Use TCLK pin as clock source
0xFA BIAS_OFF	Turns OFF biasing for internal LDO When external supply is used for V25, turning OFF the biasing for internal LDO reduces current consumption
0xFB BIAS_ON	Turns ON biasing for internal LDO
0xFC Wake Up	Exits from sleep and enters Active mode
0xFD Enter Sleep	Enter sleep mode
0xFE Cold Reset	Resets all states and registers
0xFF Warm Reset	Resets internal state machines, register values remain the same NOTE: I2C WRITE TO THIS REGISTER WILL NOT BE ACKNOWLEDGED. However as long as I2C timing is followed, the writing to this register will work correctly

Table 8.Command registers






Figure 13. Software interface (G_INT based)



57




Figure 14. Software interface (T_INT based)

8 Maximum rating

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Value			Unit
Symbol	Falameter	Min			Unit
Vph	Power supply	2.5		5.5	V
V25	Power supply	2.25		2.75	V
V _{IN}	Digital input	-0.3		V _{PH} +0.3	V
TJ	Operating temperature	-40		85	°C
Τ _S	Storage temperature	-55		95	°C
ESD	HBM on capacitive sensor pins		7		kV

Table 9. Absolute maximum ratings

8.1 Recommended operating conditions

Symbol	Parameter		Unit		
Symbol	raiametei	Min	Тур	Max	Unit
Vph	Power supply	3.0		5.5	V
V33	Power supply	2.25	2.5	2.75	V
TJ	Operating temperature	-40	25	85	°C

Table 10. Recommended operating conditions



9 Electrical specifications

Symbol	Parameter	Test condition		Value			
Symbol	Parameter	Test condition	Min	Тур	Max	Unit	
l _{out}	GPIO driving current	Vout = 0.75*VPH			2	mA	
I _{active}	Active current	Touch present		98	160	μA	
I _{idle}	Idle current	No-touch		60	80	μΑ	
I _{sleep}	Sleep current	Sleep mode		0.1	1	μΑ	
V _{IL}	Digital input low				1.0	V	
V _{IH}	Digital input high		0.7Vph			V	
V _{OL}	Digital output low				1.0	V	
V _{OH}	Digital output high		Vph-0.5			V	
I _{out}	GPIO drive current				2	mA	
l _{in}	GPIO sink current	Total sink current on all GPIOs 〈 80 mA			10	mA	
I _{leakage}	Input leakage	V _{IN} = 5.5 V V _{PH} = 5.5 V		0.2	2	μA	

 Table 11.
 DC electrical characteristics (-40 -85 °C unless otherwise stated))




10 Package mechanical data


In order to meet environmental requirements, ST offers these devices in ECOPACK[®] packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Symbol	millimeters				
Symbol	Min	Тур	Мах		
A	0.80	0.85	0.90		
A1	0.00		0.05		
A3	0.203 ref				
b	0.15	0.20	0.25		
D		5.00 BSC			
E		5.00 BSC			
D2	3.70	3.80	3.90		
E2	3.70	3.80	3.90		
е	0.40 BSC				
L	0.30	0.35	0.40		
L1			0.10		
Р		45° BSC			
aaa		0.15			
CCC		0.10			


Table 12. QFN40 (5 x 5 mm) mechanical data
























Figure 18. QFN40 tape information







11 Revision history

		5
Date	Revision	Changes
14-Feb-2008	1	Initial release.
		Modified title in cover page and ETC_WA

Table 13.Document revision history

04-Jun-2008	2	Modified title in cover page and ETC_WAIT register description. Updated: <i>Table 5: Operation modes on page 11</i> Added <i>Figure 16: QFN40 recommended footprint without ground pad</i> <i>VIA on page 47.</i>
18-Jul-2008	3	Document status promoted from preliminary data to datasheet. Modified: BEEP_PERIOD and BEEP_FREQUENCY registers description, HBM ESD protection value, <i>Table 2: Pin assignments</i> <i>and description on page 5</i> and <i>Chapter 10: Package mechanical</i> <i>data on page 45</i> . Updated: Section 8: Maximum rating on page 43 and Section 9: <i>Electrical specifications on page 44</i> .



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

