

DUAL SYNCHRONOUS PWM CONTROLLER WITH CURRENT SHARING CIRCUITRY AND AUTO-RESTART

FEATURES

- Dual Synchronous Controller with 180° out-of-phase
- Configurable to 2-Independent Outputs or 2-Phase Single Output
- Current Sharing Using Inductor's DCR
- Current Limit using MOSFET's RDS(ON)
- Hiccup/Latched Current Limit
- Latched Over-Voltage Protection
- Vcc from 4.5V to 16V Input
- Programmable Switching Frequency up to 500KHz
- Two Independent Soft-Starts/ Shutdowns
- 0.8V Precision Reference Voltage Available
- Power Good Output
- External Frequency Synchronization

APPLICATIONS

- Embedded Computer Systems
- Telecom Systems
- Point of Load Power Architectures

DESCRIPTION

The APU3146 IC combines a Dual synchronous Buck controller, providing a cost-effective, high performance and flexible solution. The APU3146 can configured as 2-independent or as 2-phase controller. The 2-phase configuration is ideal for high current applications. The APU3146 features 180° out of phase operation which reduces the required input/output capacitance and results to few number of capacitor quantity. Other key features offered by this device include two independent programmable soft starts, programmable switching frequency up to 500KHz per phase, under voltage lockout function. The current limit is provided by sensing the lower MOSFET's on-resistance for optimum cost and performance.

- ■2-Phase Power Supply
- Graphic Card
- DDR Memory Applications




Figure 1 - Typical application of APU3146 in 2-phase configuration with inductor current sensing

PACKAGE ORDER INFORMATION

DEVICE	PACKAGE		
APU3146O(/M)	28-Pin TSSOP(/SOIC WB)		

Data and specifications subject to change without notice.

APU3146




ABSOLUTE MAXIMUM RATINGS

Vcc, VcL Supply Voltage	0.5V To 16V
VcH1 and VcH2 Supply Voltage	-0.5V To 25V
PGOOD	-0.5V To 16V
Storage Temperature Range	-40°C To 125°C
Operating Junction Temperature Range	-40°C To 125°C
Caution: Stresses above those listed in Absolute Maximum Rating	s" may cause permanent damage to the device.

PACKAGE INFORMATION

28-PIN TSSOP (O)			28-PIN
PGood 1 Vcc 2 .Vour3 3 Rt 4 VsEN2 5 Fb2 6 Comp2 7 SS2 / SD 8 OCSet2 9 VcH2 10 HDrv2 11 PGnd2 12 LDrv2 13	•	(O) 28 Gnd 27 VREF 28 VP2 28 Hiccup 24 Sync 23 VSEN1 20 SS1 / SD 19 OCSet1 18 VcH1 17 HDrv1 16 PGnd1	28-PIN PGood 1 Vcc 2 .Vour3 3 Rt 4 VsEN2 5 Fb2 6 Comp2 7 SS2 / SD 8 OCSet2 9 VcH2 10 HDrv2 11 PGnd2 12 LDrv2 13
VcL14		15 LDrv1	VcL14
	Rth _{JA} = 84°C/	W	



ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over Vcc=12V, VcH1=VcH2=VcL=12V and TA=0 to 70°C. Typical values refer to TA=25°C. Low duty cycle pulse testing is used which keeps junction and case temperatures equal to the ambient temperature.

PARAMETER	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS
Reference Voltage Section						
Reference Voltage	VREF		0.789	0.805	0.821	V
Voltage Line Regulation	Lreg	5 <vcc<12< td=""><td></td><td>0.02</td><td>0.04</td><td>%/V</td></vcc<12<>		0.02	0.04	%/V
UVLO Section						
UVLO Threshold - Vcc	UVLOvcc	Supply Ramping Up	3.9	4.2	4.5	V
UVLO Hysteresis - Vcc		Ramp Up and Ramp Down		0.25		V
UVLO Threshold - VcH1	UVLOVcH1	Supply Ramping Up	3.2	3.5	3.8	V
UVLO Hysteresis - VcH1		Ramp Up and Ramp Down		0.1		V
UVLO Threshold - VcH2	UVLOVcH2	Supply Ramping Up	3.2	3.5	3.8	V
UVLO Hysteresis - VcH2		Ramp Up and Ramp Down		0.1		V
Supply Current Section						
Vcc Dynamic Supply Current	Dyn Icc	Freq=300KHz, C∟=1500pF		10	15	mA
VcH1 & VcH2 Dynamic Current	Dyn Iсн	Freq=300KHz, C∟=1500pF		15	25	mA
VcL Dynamic Supply Current	Dyn lc∟	Freq=300KHz, C∟=1500pF		15	25	mA
Vcc Static Supply Current	lccq	SS=0V		10	15	mA
VcH1/VcH2 Static Current	Існа	SS=0V		6	10	mA
VcL Static Supply Current	Iclq	SS=0V		6	10	mA

Advanced Power Electronics Corp.

PARAMETER	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS
Soft-Start Section						
Charge Current	SSIB	SS=0V	20	25	32	μA
Power Good Section						
VSENS1 Lower Trip Point	PGFB1L	VSENS1 Ramping Down	0.8VREF	0.9Vref	0.95Vref	V
VSENS2 Lower Trip Point	PG _{FB2H}	VSENS2 Ramping Down	0.8VREF	0.9Vref	0.95Vref	V
PGood Output Low Voltage		Isink=2mA		0.1	0.5	V
Error Amp Section						
Fb Voltage Input Bias Current	FB1	SS=3V		-0.1	-0.5	μA
Transconductance 1	G m1		1400		2300	μmho
Transconductance 2	g m2		1400		2300	μmho
Error Amp Source/Sink Current			60	100	140	μA
Input Offset Voltage for PWM1/2	Vos(ERR)2	Fb to VREF	-5	0	+5	mV
VP2 Voltage Range	VP2	Note1	0.8		1.5	V
Oscillator Section						KHz
Frequency	Freq	Rt(SET) to 30K	255		345	
Ramp Amplitude	VRAMP	Note1		1.25		V
Synch Frequency Range		20% above free running freq			800	KHz
Synch Pulse Duration		Note1	200	300		ns
Synch High Level Threshold		Note1	2			V
Synch Low Level Threshold					0.8	V
Vouts Internal Regulator						
Output Voltage			5.9	6.2	6.7	V
Output Current			50			mA
Protection Section						
OVP Trip Threshold	OVP		1.1VREF	1.15VREF	1.2VREF	V
OVP Fault Prop Delay		Output forced to 1.125VREF, Note1			5	μS
Current Limit Threshold	OCSet		16	20	24	μA
Current Source		Hiccup pin pulled high, Note1				
Hiccup Duty Cycle				5		%
Hiccup High Level Threshold		Note1	2			V
Hiccup Low Level Threshold					0.8	V
Output Drivers Section						
Rise Time	Tr	C∟=1500pF, Figure 2		18	50	ns
Fall Time	Tf	C _L =1500pF, Figure 2		25	50	ns
Dead Band Time	Тов	Figure 2		50	100	ns
Max Duty Cycle	Dмах	Fb=0.6V, Fsw=300KHz		85		%
Min Duty Cycle	Dmin	Fb=1V		0		%
Min Pulse Width	Puls(min)	Fsw=300KHz, Note1	150			ns
Thermal Shutdown Trip Point	()	Note 1		140		°C
Thermal Shutdown Hysteresis				20		 ℃

Note 1: Guaranteed by design but not tested for production.

APU3146



DEADBAND TIME




Figure 2 - Deadband time definition. T_DB(TYP)=(Deadband H_toL+Deadband L_to -H)/2

PIN DESCRIPTIONS

PIN#	PIN SYMBOL	PIN DESCRIPTION	
1	PGood	Power Good pin. Low when any of the outputs fall 10% below the set voltages.	
2	Vcc	Supply voltage for the internal blocks of the IC.	
3	Vouts	Output of the internal LDO.	
4	Rt	Switching frequency setting resistor. (see Figure 10 for selecting resistor values).	
5,23	VSEN2, VSEN1	Sense pins for OVP and PGood. For 2-Phase operation tie these pins together.	
6,22	Fb2,Fb1	Inverting inputs to the error amplifiers. In current sharing mode, Fb1 is connected to a	
		resistor divider to set the output voltage and Fb2 is connected to programming resistor to	
		achieve current sharing. In independent 2-channel mode, these pins work as feedback	
		inputs for each channel.	
7,21	Comp2, Comp1	Compensation pins for the error amplifiers.	
		These pins provide soft-start for the switching regulator. An internal current source charges	
8	SS2 / SD	external capacitors that are connected from these pins to ground which ramp up the	
20	SS1 / SD	output of the switching regulators, preventing them from overshooting as well as limiting	
		the input current. The converter can be shutdown by pulling these pins below 0.3V.	
9,19	OCSet2,OCSet1	Current limit resistor (RLIM) connection pins for output 1 and 2. The other ends of RLIMS are	
		connected to the corresponding switching nodes.	
10,18	VcH2, VcH1	Supply voltage for the high side output drivers. These are connected to voltages that must	
		be typically 6V higher than their bus voltages. A 1μ F high frequency capacitor must be	
		connected from these pins to GND to provide peak drive current capability.	
11,17	HDrv2, HDrv1	Output drivers for the high side power MOSFETs. 1)	
12,16	PGnd2, PGnd1	These pins serve as the separate grounds for MOSFET drivers and should be connected	
		to the system's ground plane.	
13,15	LDrv2, LDrv1	Output drivers for the synchronous power MOSFETs.	
14	Vcl	Supply voltage for the low side output drivers. This pin should be high for normal operation	
24	Sync	The internal oscillator may be synchronized to an external clock via this pin.	
25	Hiccup	When pulled High, it puts the device current limit into a hiccup mode. When pulled Low,	
		the output latches off, after an overcurrent event.	
		•	



PIN DESCRIPTIONS

PIN#	PIN SYMBOL	PIN DESCRIPTION
26		Non-inverting input to the second error amplifier. In the current sharing mode, it is con- nected to the programming resistor. In independent 2-channel mode it is connected to VREF pin when Fb2 is connected to the resistor divider to set the output voltage.
27	Vref	Reference Voltage. The drive capability of this pin is about 2uA.
28	Gnd	Analog ground for internal reference and control circuitry. Connect to PGnd plane with a short trace.

1) These pins should not go negative (-0.5V), this may cause instability for the gate drive circuits. To prevent this, a low forward voltage drop diode is required between these pins and ground as shown in Figure 1.

BLOCK DIAGRAM




Figure 3 - Block diagram of APU3146.



FUNCTIONAL DESCRIPTION

Introduction

The APU3146 is versatile device for high performance Buck converters. It is included of two synchronous Buck controllers which can be operated both in two independent mode or in 2-phase mode.

The timing of the IC is provided through an internal oscillator circuit. These are two out-of-phase oscillators that can be programmed up to 400KHz per phase.

Supply Voltage

Vcc is the supply voltage for internal controller. The operating range is from 4.5V to 16V. It also is fed to the internal LDO. When Vcc is below under-voltage threshold, all MOSFET drivers will be turned off.

Internal Regulator

The regulator powers directly from VCC and generates a regulated voltage (Typ. 6.2V@50mA). The output is protected for short circuit. This voltage can be used for charge pump circuitry as describe in Figure 12.

Input Supplies UnderVoltage LockOut

The APU3146 UVLO block monitors three input voltages (VCC, VCH1 and VCH2) to ensure reliable start up. The MOSFET driver output turn off when any of the supply voltages drops below set thresholds. Normal operation resumes once the supply voltages rise above the set values.

Independent Mode

In this mode the APU3146 provides control to two independent output power supplies with either common or different input voltages. The output voltage of each individual channel is set and controlled by the output of the error amplifier, which is the amplified error signal from the sensed output voltage and the reference voltage. The error amplifier output voltage is compared to the ramp signal thus generating fixed frequency pulses of variable duty-cycle, which are applied to the FET drivers, Figure18 shows a typical schematic for such application.

2-Phase Mode

This feature allows to connect both outputs together to increase current handling capability of the converter to support a common load. The current sharing can be done either using external resistors or sensing the DCR of inductors (see Figure 4). In this mode, one control loop acts as a master and sets the output voltage as a regular Voltage Mode Buck controller and the other control loop acts as a slave and monitors the current information for current sharing. The voltage drops across the current sense resistors (or DCR of inductors) are measured and their difference is amplified by the slave error amplifier and compared with the ramp signal to generate the PWM pulses to match the output current. In this mode the SS2 pin should be floating.





Figure 4 - Loss-less inductive current sensing and current sharing.

In the diagram, L1 and L2 are the output inductors. R_{L1} and R_{L2} are inherent inductor resistances. The resistor R1 and capacitor C1 are used to sense the average inductor current. The voltage across the capacitors C1 and C2 represent the average current flowing into resistance R_{L1} and R_{L2}. The time constant of the RC network should be equal or at most three times larger than the time constant L₄/R_u.

$$R1 \times C1 = (1 \sim 3) \times \frac{L1}{R_{L1}}$$
 ---(1)





Dual Soft-Start

The APU3146 has programmable soft-start to control the output voltage rise and limit the inrush current during start-up. It provides a separate Soft-Start function for each outputs. This will enable to sequence the outputs by controlling the rise time of each output through selection of different value soft-start capacitors. The soft-start pins will be connected together for applications where, both outputs are required to ramp-up at the same time.

To ensure correct start-up, the soft-start sequence initiates when the VCC, VCH1 and VCH2 rise above their threshold (4.2V and 3.5V respectively) and generate the Power On Reset (POR) signal. Soft-start function operates by sourcing an internal current to charge an external capacitor to about 3V. Initially, the soft-start function clamps the E/A's output of the PWM converter. During power up, the converter output starts at zero and thus the voltage at Fb is about 0V. A current (64μ A) injects into the Fb pin and generates a voltage about 1.6V (64μ A × 25K) across the negative input of E/A and (see Figure6).

The magnitude of this current is inversely proportional to the voltage at soft-start pin. The 25μ A current source starts to charge up the external capacitor. In the mean time, the soft-start voltage ramps up, the current flowing into Fb pin starts to decrease linearly and so does the voltage at negative input of E/A.


When the soft-start capacitor is around 1V, the current flowing into the Fb pin is approximately 32μ A. The voltage at the positive input of the E/A is approximately:


$$32\mu A \times 25K = 0.8V$$


The E/A will start to operate and the output voltage starts to increase. As the soft-start capacitor voltage continues to go up, the current flowing into the Fb pin will keep decreasing. Because the voltage at pin of E/A is regulated to reference voltage 0.8V, the voltage at the Fb is:

VFB = 0.8-(25K × Injected Current)

The feedback voltage increases linearly as the injecting current goes down. The injecting current drops to zero when soft-start voltage is around 2V and the output voltage goes into steady state. Figure 7 shows the theoretical operational waveforms during soft-start.







The output start-up time is the time period when softstart capacitor voltage increases from 1V to 2V. The start-up time will be dependent on the size of the external soft-start capacitor. The start-up time can be estimated by:

 $25\mu A \times T_{\text{START}}/C_{\text{SS}} = 2V-1V$



For a given start up time, the soft-start capacitor can be calculated by: $C_{SS} \cong 25 \mu A \times T_{START}/1V$

The soft-start is part of Over Current Protection scheme, during the overload or short circuit condition the external soft start capacitors will be charged and discharged in certain slope rate to achieve the hiccup mode function.




Figure 8 - 3uA current source for discharging soft start-capacitor during Hiccup mode

Out-of-Phase Operation

The APU3146 drives its two output stages 180° out-ofphase. In 2-phase configuration, the two inductor ripple currents cancel each other and result in a reduction of the output current ripple and yield a smaller output capacitor for the same ripple voltage requirement.

In single input voltage applications, the input ripple current reduces. This result in much smaller input capacitor's RMS current and reduces the input capacitor quantity.

Over-Current Protection

The APU3146 can provide two different schemes for Over-Current Protection (OCP). When the pin Hiccup is pulled high, the OCP will operate in hiccup mode. In this mode, during overload or short circuit, the outputs enter hiccup mode and stay in that mode until the overload or short circuit is removed. The converter will automatically recover.

When the Hiccup pin is pulled low, the OCP scheme will be changed to the latch up type, in this mode the converter will be turned off during Overcurrent or short circuit. The power needs to be recycled for normal operation.

Each phase has its own independent OCP circuitry. The OCP is performed by sensing current through the $R_{DS(ON)}$ of low side MOSFET. As shown in Figure 9, an external resistor (R_{SET}) is connected between OCSet pin and the drain of low side MOSFET (Q2) which sets the current limit set point.

If using one soft start capacitor in dual configuration for a precise power up the OCP needs to be set to latch mode.

The internal current source develops a voltage across R_{SET} . When the low side switch is turned on, the inductor current flows through the Q2 and results a voltage which is given by:

VOCSET = IOCSET × RSET-RDS(ON) × IL ----(2)




Figure 9 - Diagram of the over current sensing.

The critical inductor current can be calculated by setting:

Vocset = Iocset × Rset - Rds(on) × IL = 0 Iset = IL(CRITICAL) = $\frac{\text{Rset} \times \text{locset}}{\text{Rds}(on)}$ ---(3)

The value of R_{SET} should be checked in an actual circuit to ensure that the Over Current Protection circuit activates as expected. The APU3146 current limit is designed primarily as disaster preventing, "no blow up" circuit, and is not useful as a precision current regulator.

In two independent mode, the output of each channel is protected independently which means if one output is under overload or short circuit condition, the other output will remain functional. The OCP set limit can be programmed to different levels by using the external resistors. This is valid for both hiccup mode and latch up mode.

In 2-phase configuration, the OCP's output depends on any one channel, which means as soon as one channel goes to overload or short circuit condition the output will enter either hiccup or latch-up, dependes on status of Hiccup pin.



Frequency Synchronization

The APU3146 is capable of accepting an external digital synchronization signal. Synchronization will be enabled by the rising edge at an external clock. Per-channel switching frequency is set by external resistor (Rt). The free running oscillator frequency is twice the per-channel frequency. During synchronization, Rt is selected such that the free running frequency is 20% below the sync frequency. Synchronization capability is provided for both 2-output and 2-phase configurations. When unused, the Sync pin will remain floating and is noise immune.

Thermal Shutdown

Temperature sensing is provided inside APU3146. The trip threshold is typically set to 140°C. When trip threshold is exceeded, thermal shutdown turns off both FETs. Thermal shutdown is not latched and automatic restart is initiated when the sensed temperature drops to normal range. There is a 20°C hysteresis in the shutdown threshold.

Power Good

The APU3146 provides a power good signal. The power good signal should be available after both outputs have reached regulation. This pin needs to be externally pulled high. High state indicates that outputs are in regulation. Power good will be low if either one of the output voltages is 10% below the set value. There is only one power good for both outputs.

Over-Voltage Protection OVP

Over-voltage is sensed through separate Vout sense pins Vsen1 and Vsen2. A separate OVP circuit is provided for each output. Upon over-voltage condition of either one of the outputs, the OVP forces a latched shutdown on both outputs. In this mode, the upper FET drivers turn-off and the lower FET drivers turn-on, thus crowbaring the outputs. Reset is performed by recycling either Vcc.

Error Amplifier

The APU3146 is a voltage mode controller. The error amplifiers are of transconductance type. In independent mode, each amplifier closes the loop around its own output voltage. In current sharing mode, amplifier 1 becomes the master which regulates the common output voltage. Amplifier 2 performs the current sharing function. Both amplifiers are capable of operating with Type III compensation control scheme.

Low Temperature Start-Up

The controller is capable of starting at -40°C ambient temperature.

Operation Frequency Selection

The optimum operating frequency range for APU3146 is 300KHz per phase, theoretically the APU3146 can be operated at higher switching frequency (e.g. 500KHz). However the power dissipation for IC, which is function of applied voltage, gate drivers load and switching frequency, will result in higher junction temperature of device. It may exceed absolute maximum rating of junction temperature, figure 18 (page 16) shows case temperature versus switching frequency with different capacitive loads.

This should be considered when using APU3146 for such application. The below equation shows the relationship between IC's maximum power dissipation and Junction temperature:

$$\mathsf{Pd} = \frac{\mathsf{T}_{\mathsf{J}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{J}\mathsf{A}}}$$

Where:

Tj: Maximum Operating Junction Temperature (125°C) TA: Ambient Temperature (70°C)

 θ_{JA} = Thermal Impedance of package (84°C/W) For Tj=125°C TA=70°C and θ_{JA} =84°C/W

This will result to power dissipation of 650mW, this includes biasing current for all four external MOSFETs and IC's biasing current.

The switching frequency is determined by an external resistor (Rt). The switching frequency is approximately inversely proportioned to resistance (see Fig 10).




Figure 10- Switching Frequency versus External Resistor.

Shutdown

The outputs can be shutdown independently by pulling the respective soft-start pins below 0.3V. This can be easily done by using an external small signal transistor. During shutdown both MOSFETs will be turned off. During this mode the LDO will stay on. Cycling softstart pins will clear all fault latches and normal operation will resume.



APPLICATION INFORMATION

Design Example:

The following example is a typical application for APU3146, the schematic is Figure 18 on page 17.

 $\begin{array}{l} V_{\text{IN}} = 12V \\ V_{\text{OUT}(2.5V)} = 2.5V \textcircled{0} 10A \\ V_{\text{OUT}(1.8V)} = 1.8V \textcircled{0} 10A \\ \Delta V_{\text{OUT}} = \text{Output voltage ripple} \cong 3\% \text{ of } V_{\text{OUT}} \\ F_{\text{S}} = 300 \text{KHz} \end{array}$

Output Voltage Programming

Output voltage is programmed by reference voltage and external voltage divider. The Fb1 pin is the inverting input of the error amplifier, which is referenced to the voltage on non-inverting pin of error amplifier. For this application, this pin (V_P) is connected to reference voltage (V_{REF}). The output voltage is defined by using the following equation:

$$V_{OUT} = V_P \times \left(1 + \frac{R_6}{R_5}\right) \qquad ---(4)$$

 $V_{P2} = V_{REF} = 0.8V$

When an external resistor divider is connected to the output as shown in Figure 11.




Figure 11 - Typical application of the APU3146 for programming the output voltage.

Equation (4) can be rewritten as:

$$R_6 = R_5 \times \left(\frac{V_{OUT}}{V_P} - 1 \right)$$

If the high value feedback resistors are used, the input bias current of the Fb pin could cause a slight increase in output voltage. The output voltage can be set more accurately by using low value, precision resistors.

Soft-Start Programming

The soft-start timing can be programmed by selecting the soft-start capacitance value. The start-up time of the converter can be calculated by using:

 $Css \cong 25 \times t_{START}$ (µF) ---(5)

Where t_{START} is the desired start-up time (ms)

For a start-up time of 4ms for both output, the soft-start capacitor will be 0.1μ F. Connect ceramic capacitors at 0.1μ F from SS1 pin and SS2 pin to GND.

Supply VCH1 and VCH2

To drive the high side switch, it is necessary to supply a gate voltage at least 4V grater than the bus voltage. This is achieved by using a charge pump configuration as shown in Figure 12. This method is simple and inexpensive. The operation of the circuit is as follows: when the lower MOSFET is turned on, the capacitor (C1) charges up to V_{OUT3} , through the diode (D1). The bus voltage will be added to this voltage when upper MOSFET turns on in next cycle, and providing supply voltage (VCH1) through diode (D2). Vc is approximately:

VCH1
$$\cong$$
 VOUT3 + VBUS - (VD1 + VD2)

Capacitors in the range of 0.1μ F and 1μ F are generally adequate for most applications. The diode must be a fast recovery device to minimize the amount of charge fed back from the charge pump capacitor into Vout3. The diodes need to be able to block the full power rail voltage, which is seen when the high side MOSFET is switched on. For low voltage application, schottky diodes can be used to minimize forward drop across the diodes at start up.




Figure 12 - Charge pump circuit.



Input Capacitor Selection

The 180° out of phase will reduce the RMS value of the ripple current seen by input capacitors. This reduces numbers of input capacitors. The input capacitors must be selected that can handle both the maximum ripple RMS at highest ambient temperature as well as the maximum input voltage. The RMS value of current ripple for duty cycles under 50% is expressed by:

$$I_{RMS} = \bigvee (I_1^2 D_1 (1 - D_1) + I_2^2 D_2 (1 - D_2) - 2I_1 I_2 D_1 D_2) \quad \dots \quad (6)$$

Where:

 $I_{_{RMS}}$ is the RMS value of the input capacitor current D_1 and D_2 are the duty cycle for each output I_1 and I_2 are the current for each output For this application the $I_{_{RMS}}$ =4.8A

For higher efficiency, low ESR capacitors is recommended.

Choose two Poscap from Sanyo 16TPB47M (16V, 47 μ F, 70m Ω) with a maximum allowable ripple current of 1.4A for inputs of each channel.

Inductor Selection

The inductor is selected based on operating frequency, transient performance and allowable output voltage ripple. Low inductor value results to faster response to step load (high $\Delta i/\Delta t$) and smaller size but will cause larger output ripple due to increase of inductor ripple current. As a rule of thumb, select an inductor that produces a ripple current of 10-40% of full load DC.

For the buck converter, the inductor value for desired operating ripple current can be determined using the following relation:

$$\begin{split} V_{\text{IN}} - V_{\text{OUT}} &= L \times \frac{\Delta i}{\Delta t} \quad ; \ \Delta t = D \times \frac{1}{f_{\text{S}}} \quad ; \ D = \frac{V_{\text{OUT}}}{V_{\text{IN}}} \\ L &= (V_{\text{IN}} - V_{\text{OUT}}) \times \frac{V_{\text{OUT}}}{V_{\text{IN}} \times \Delta i \times f_{\text{S}}} \qquad ---(7) \\ \end{split}$$

Where:
$$V_{\text{IN}} &= \text{Maximum Input Voltage}$$

 V_{OUT} = Output Voltage Δi = Inductor Ripple Current f_s = Switching Frequency Δt = Turn On Time D = Duty Cycle

For $\Delta i_{(2.5V)}$ = 38%(I_{O(2.5V)}), then the output inductor will be:

L₄ = 1.71µH

For $\Delta i_{(1.8V)} = 30\% (I_{O(1.8V)})$, then the output inductor will be:

Panasonic provides a range of inductors in different values and low profile for large currents.

Choose ETQP6F1R8BFA (1.71 $\mu H,~14A,~3.3m\Omega)$ both for L3 and L4.

For 2-phase application, equation (7) can be used for calculating the inductors value. In such case the inductor ripple current is usually chosen to be between 10-40% of maximum phase current.

Output Capacitor Selection

The criteria to select the output capacitor is normally based on the value of the Effective Series Resistance (ESR). In general, the output capacitor must have low enough ESR to meet output ripple and load transient requirements, yet have high enough ESR to satisfy stability requirements. The ESR of the output capacitor is calculated by the following relationship: (ESL, Equivalent Series Inductance is neglected)

$$\mathsf{ESR} \le \frac{\Delta \mathsf{V}_{\mathsf{O}}}{\Delta \mathsf{I}_{\mathsf{O}}} \qquad ---(8)$$

Where:

 ΔV_{0} = Output Voltage Ripple Δi = Inductor Ripple Current ΔV_{0} = 3% of V₀ will result to ESR_(2.5V) =19.7m Ω and ESR_(1.8V)=16m Ω

The Sanyo TPC series, Poscap capacitor is a good choice. The 6TPC330M, 330 μ F, 6.3V has an ESR 40m Ω . Selecting two of these capacitors in parallel for 2.5V output, results to an ESR of \cong 20m Ω which achieves our low ESR goal. And selecting four of these capacitors in parallel for 1.8V output, results to an ESR of \cong 10m Ω which achieves our low ESR goal.

The capacitors value must be high enough to absorb the inductor's ripple current.

Power MOSFET Selection

The APU3146 uses four N-Channel MOSFETs. The selections criteria to meet power transfer requirements is based on maximum drain-source voltage (V_{DSS}), gatesource drive voltage (V_{GS}), maximum output current, Onresistance R_{DS(ON)} and thermal management.

The both control and synchronous MOSFETs must have a maximum operating voltage (V_{DSS}) that exceeds the maximum input voltage (V_{IN}).



---(9)

The gate drive requirement is almost the same for both MOSFETs. Logic-level transistor can be used and caution should be taken with devices at very low V_{GS} to prevent undesired turn-on of the complementary MOSFET, which results a in shoot-through.

The total power dissipation for MOSFETs includes conduction and switching losses. For the Buck converter, the average inductor current is equal to the DC load current. The conduction loss is defined as:

PCOND(Upper Switch) = $I_{LOAD}^2 \times R_{DS(ON)} \times D \times \vartheta$ PCOND(Lower Switch) = $I_{LOAD}^2 \times R_{DS(ON)} \times (1 - D) \times \vartheta$ ϑ = R_{DS(ON)} Temperature Dependency

The $R_{DS(ON)}$ temperature dependency should be considered for the worst case operation. This is typically given in the MOSFET data sheet. Ensure that the conduction losses and switching losses do not exceed the package ratings or violate the overall thermal budget.

Choose IRF7457 both for control and synchronous MOSFET. This device provide low on-resistance in a compact SOIC 8-Pin package.

The MOSFET have the following data:

 $\frac{\text{IRF7457}}{\text{V}_{\text{DSS}} = 20\text{V}}$ $\text{I}_{\text{D}} = 15\text{A}$ $\text{R}_{\text{DS(ON)}} = 7\text{m}\Omega$

The total conduction losses for each output will be:

PCON(TOTAL, 2.5V) = PCON(UPPER) + PCON(LOWER) PCON(TOTAL, 2.5V) = 1.0W

 $P_{CON(TOTAL, 1.8V)} = P_{CON(UPPER)} + P_{CON(LOWER)}$ $P_{CON(TOTAL, 1.8V)} = 1.0W$

The switching loss is more difficult to calculate, even though the switching transition is well understood. The reason is the effect of the parasitic components and switching times during the switching procedures such as turn-on / turnoff delays and rise and fall times. The control MOSFET contributes to the majority of the switching losses in a synchronous Buck converter. The synchronous MOSFET turns on under zero voltage conditions, therefore, the switching losses for synchronous MOSFET can be neglected. With a linear approximation, the total switching loss can be expressed as: $\mathsf{P}_{\mathsf{SW}} = \frac{\mathsf{V}_{\mathsf{DS}(\mathsf{OFF})}}{2} \times \frac{\mathsf{tr} + \mathsf{tf}}{\mathsf{T}} \times \mathsf{I}_{\mathsf{LOAD}}$

Where:

 $V_{\text{DS(OFF)}}$ = Drain to Source Voltage at off time tr = Rise Time

t_f = Fall Time

T = Switching Period ILOAD = Load Current




Figure 13 - Switching time waveforms.

From IRF7457 data sheet we obtain:

<u>IRF7457</u> tr = 16ns tf = 7ns

These values are taken under a certain condition test. For more details please refer to the IRF7457 data sheet.

By using equation (9), we can calculate the total switching losses.

Psw(total,2.5v) = 0.414W Psw(total,1.8v) = 0.414W

Programming the Over-Current Limit

The over-current threshold can be set by connecting a resistor (R_{SET}) from drain of low side MOSFET to the OCSet pin. The resistor can be calculated by using equation (3).

The $R_{DS(ON)}$ has a positive temperature coefficient and it should be considered for the worse case operation.

 $\begin{array}{l} R_{\text{DS(ON)}} = 7m\Omega \times 1.5 = 10.5m\Omega \\ I_{\text{SET}} \cong I_{O(\text{LIM})} = 10A \times 1.5 = 15A \\ (50\% \ \text{over nominal output current}) \end{array}$

This results to: R_{SET} = R₁=R₆=7.8K Ω



Feedback Compensation

The APU3146 is a voltage mode controller; the control loop is a single voltage feedback path including error amplifier and error comparator. To achieve fast transient response and accurate output regulation, a compensation circuit is necessary. The goal of the compensation network is to provide a closed loop transfer function with the highest 0dB crossing frequency and adequate phase margin (greater than 45°).

The output LC filter introduces a double pole, -40dB/ decade gain slope above its corner resonant frequency, and a total phase lag of 180° (see Figure 14). The Resonant frequency of the LC filter is expressed as follows:

$$F_{LC} = \frac{1}{2\pi \times \sqrt{L_0 \times C_0}} \qquad ---(10)$$

Where: Lo is the output inductor

For 2-phase application, the effective output inductance should be used

Co is the total output capacitor

Figure 14 shows gain and phase of the LC filter. Since we already have 180° phase shift just from the output





Figure14 - gain and phase of LC filter

The APU3146's error amplifier is a differential-input transconductance amplifier. The output is available for DC gain control or AC phase compensation.

The E/A can be compensated with or without the use of local feedback. When operated without local feedback, the transconductance properties of the E/A become evident and can be used to cancel one of the output filter poles. This will be accomplished with a series RC circuit from Comp pin to ground as shown in Figure 15.

Note that this method requires the output capacitor to have enough ESR to satisfy stability requirements. In general, the output capacitor's ESR generates a zero typically at 5KHz to 50KHz which is essential for an acceptable phase margin. The ESR zero of the output capacitor is expressed as follows:






Figure 15 - Compensation network without local feedback and its asymptotic gain plot.

The transfer function (Ve / Vout) is given by:

$$H(s) = \left(g_m \times \frac{R_5}{R_6 + R_5}\right) \times \frac{1 + sR_4C_9}{sC_9} \qquad \qquad \text{---}(11)$$

The (s) indicates that the transfer function varies as a function of frequency. This configuration introduces a gain and zero, expressed by:

$$|H(s=j \times 2\pi \times F_0)| = g_m \times \frac{R_5}{R_6 + R_5} \times R_4 \qquad ---(12)$$
$$F_Z = \frac{1}{2\pi \times R_4 \times C_9} \qquad ---(13)$$

|H(s)| is the gain at zero cross frequency. First select the desired zero-crossover frequency $(F_{\alpha 1})$:

$$F_{01} > F_{ESR}$$
 and $F_{01} \le (1/5 \sim 1/10) \times f_{S}$



$$R_4 = \frac{V_{OSC}}{V_{IN}} \times \frac{F_{O1} \times F_{ESR}}{F_{LC}^2} \times \frac{R_5 + R_6}{R_5} \times \frac{1}{g_m} \qquad ---(14)$$

Where:

 V_{IN} = Maximum Input Voltage V_{OSC} = Oscillator Ramp Voltage F_{O1} = Crossover Frequency F_{ESR} = Zero Frequency of the Output Capacitor F_{LC} = Resonant Frequency of the Output Filter R_5 and R_6 = Resistor Dividers for Output Voltage Programming g_m = Error Amplifier Transconductance

For V2.5V:

V _{IN} = 12V	FLC = 4.75KHz
Vosc = 1.25V	R₅ = 1K
F ₀₁ = 30KHz	R ₆ = 2.14K
FESR = 12KHz	g _m = 2000µmho

This results to $R_4=2.61K$ Choose $R_4=2.61K$

To cancel one of the LC filter poles, place the zero before the LC filter resonant frequency pole:

 $\begin{array}{ll} {\sf Fz}\cong 75\%{\sf F_{LC}} \\ {\sf Fz}\cong 0.75\times \frac{1}{2\pi\sqrt{{\sf Lo}\,\times\,{\sf Co}}} & --(15) \\ {\sf For:} \\ {\sf Lo}=1.71\mu{\sf H} & {\sf Fz}=3.56{\sf KHz} \\ {\sf Co}=660\mu{\sf F} & {\sf R_4}=2.61{\sf K} \end{array}$

Using equations (13) and (15) to calculate C₉, we get: $C_9 \cong 17.18nF$; Choose C₉=18nF

Same calcuation For $V_{1.8V}$ will result to: $R_3 = 2.8K$ and $C_8 = 22nF$

One more capacitor is sometimes added in parallel with C_9 and R_4 . This introduces one more pole which is mainly used to suppress the switching noise. The additional pole is given by:

$$F_{P} = \frac{1}{2\pi \times R_{4} \times \frac{C_{9} \times C_{POLE}}{C_{9} + C_{POLE}}}$$

The pole sets to one half of switching frequency which results in the capacitor CPOLE:

$$C_{\text{POLE}} = \frac{1}{\pi \times R_4 \times f_{\text{S}} - \frac{1}{C_{\theta}}} \cong \frac{1}{\pi \times R_4 \times f_{\text{S}}}$$

for F_P << $\frac{f_{\text{S}}}{2}$

For a general solution for unconditional stability for ceramic output capacitor with very low ESR or any type of output capacitors, in a wide range of ESR values we should implement local feedback with a compensation network. The typically used compensation network for a voltage-mode controller is shown in Figure 16.




Figure 16- Compensation network with local feedback and its asymptotic gain plot.

In such configuration, the transfer function is given by:

$$\frac{Ve}{V_{OUT}} = \frac{1 - g_m Z_f}{1 + g_m Z_{IN}}$$

The error amplifier gain is independent of the transconductance under the following condition:

$$g_m Z_f >> 1$$
 and $g_m Z_{IN} >> 1$ ---(16)

By replacing Z_{IN} and Z_f according to Figure 16, the transformer function can be expressed as:

$$H(s) = \frac{1}{sR_6(C_{12}+C_{11})} \times \frac{(1+sR_7C_{11}) \times [1+sC_{10}(R_6+R_8)]}{\left[1+sR_7\left(\frac{C_{12}C_{11}}{C_{12}+C_{11}}\right)\right] \times (1+sR_8C_{10})}$$

As known, transconductance amplifier has high impedance (current source) output, therefore, consider should be taken when loading the E/A output. It may exceed its source/sink output current capability, so that the amplifier will not be able to swing its output voltage over the necessary range.

The compensation network has three poles and two zeros and they are expressed as follows:



$$F_{P2} = \frac{1}{2\pi \times R_8 \times C_{10}}$$

$$F_{P3} = \frac{1}{2\pi \times R_7 \times \left(\frac{C_{12} \times C_{11}}{C_{12} + C_{11}}\right)} \cong \frac{1}{2\pi \times R_7 \times C_{12}}$$

$$F_{Z1} = \frac{1}{2\pi \times R_7 \times C_{11}}$$

$$F_{Z2} = \frac{1}{2\pi \times C_{10} \times (R_6 + R_8)} \cong \frac{1}{2\pi \times C_{10} \times R_6}$$

Cross Over Frequency:

 $E_{\rm RM} = 0$

 $F_{0} = R_{7} \times C_{10} \times \frac{V_{IN}}{V_{OSC}} \times \frac{1}{2\pi \times Lo \times Co} \qquad ---(17)$ Where: $V_{IN} = Maximum Input Voltage$ $V_{OSC} = Oscillator Ramp Voltage$ Lo = Output Inductor Co = Total Output Capacitors

The stability requirement will be satisfied by placing the poles and zeros of the compensation network according to following design rules. The consideration has been taken to satisfy condition (16) regarding transconductance error amplifier.

These design rules will give a crossover frequency approximately one-tenth of the switching frequency. The higher the band width, the potentially faster the load transient response. The DC gain will be large enough to provide high DC-regulation accuracy (typically -5dB to -12dB). The phase margin should be greater than 45° for overall stability.

Based on the frequency of the zero generated by ESR versus crossover frequency, the compensation type can be different. The table below shows the compensation type and location of crossover frequency.

Compensator Type	Location of Zero Crossover Frequency (Fo)	Typical Output Capacitor	
Type II (PI)	Fpo < Fzo < Fo < fs/2	Electrolytic, Tantalum	
Type III (PID) Method A	$F_{PO} < F_O < F_{ZO} < f_S/2$	Tantalum, Ceramic	
Type III (PID) Method B	F _{PO} < F _O < fs/2 < F _{ZO}	Ceramic	

Table - The compensation type and location of zero crossover frequency.

Details are dicussed in application Note AN-1043 which can be downloaded from the IR Web-Site.

Compensation for Slave Error Amplfier for 2-Phase Configuration

The slave error amplifier is a differential-input transconductance amplifier, in 2-phase configuration the main goal for the slave feed back loop is to control the inductor current to match the masters inductor current as well provides highest bandwidth and adequate phase margin for overall stability. The following analysis is valid for both using external current sense resistor and using DCR of inductors.

The transfer function of power stage is expressed by:

$$G(s) = \frac{I_{L2}(s)}{Ve(s)} = \frac{V_{IN} - V_{OUT}}{sL_2 \times V_{OSC}} ---(18)$$
Where:

$$V_{IN} = Input \text{ Voltage}$$

$$V_{OUT} = Output \text{ Voltage}$$

$$L_2 = Output \text{ Inductor}$$

$$V_{OSC} = Oscillator \text{ Peak Voltage}$$

As shown the transfer function is a function of inductor current.

The transfer function for the compensation network is given by equation (19), when using a series RC circuit as shown in Figure 17:

$$D(s) = \frac{Ve(s)}{R_{S2} \times I_{L2}(s)} = \left(g_m \times \frac{R_{S1}}{R_{S2}}\right) \times \left(\frac{1 + sC_2R_2}{sC_2}\right) \quad --(19)$$




Figure 17 - The PI compensation network for slave channel.

The loop gain function is:

$$\begin{split} H(s) = & [G(s) \times D(s) \times R_{S2}] \\ H(s) = & R_{S2} \times \left(\!\!\! \begin{array}{c} g_m \times \frac{R_{S1}}{R_{S2}} \!\!\! \right) \times \left(\!\! \begin{array}{c} 1 + sR_2C_2 \\ sC_2 \end{array}\!\!\! \right) \times \left(\!\! \begin{array}{c} V_{IN} - V_{OUT} \\ sL_2 \times V_{OSC} \end{array}\!\!\! \right) \end{split}$$



Select a zero crossover frequency for control loop (F_{02}) 1.25 times larger than zero crossover frequency for voltage loop (F_{01}):

$$F_{02} \cong 1.25\% xF_{01}$$

$$H(Fo) = g_m \times R_{S1} \times R_2 \times \frac{V_{IN} - V_{OUT}}{2\pi \times Fo \times L_2 \times V_{OSC}} = 1 \quad ---(20)$$

From (20), R₂ can be express as:

$$R_2 = \frac{1}{g_m \times R_{S1}} \times \frac{2\pi \times F_{O2} \times L_2 \times V_{OSC}}{V_{IN} - V_{OUT}} \qquad ---(21)$$

Set the zero of compensator to be half of $F_{LC(SLAVE)}$, the compensator capacitor, C₂, can be calculated as:

$$F_{LC(SLAVE)} = \frac{1}{2\pi\sqrt{L_2 \times C_{OUT}}}$$

$$F_Z = \frac{F_{LC(SLAVE)}}{2}$$

$$C_2 = \frac{1}{2\pi \times R_2 \times F_Z} \qquad ---(22)$$

When using the DCR of inductors as current sense element, replace R_{s1} in equation (21) with DCR value of inductor.

Layout Consideration

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.

Start by placing the power components. Make all the connections in the top layer with wide, copper filled areas. The inductor, output capacitor and the MOSFET should be as close to each other as possible. This helps to reduce the EMI radiated by the power traces due to the high switching. Place input capacitor near to the drain of the high-side MOSFET.

The layout of driver section should be designed for a low resistance (a wide, short trace) and low inductance (a wide trace with ground return path directly beneath it), this directly affects the driver's performance.

To reduce the ESR, replace the one input capacitor with two parallel ones. The feedback part of the system should be kept away from the inductor and other noise sources and must be placed close to the IC. In multilayer PCB's, use one layer as power ground plane and have a separate control circuit ground (analog ground), to which all signals are referenced. The goal is to localize the high current paths to a separate loops that does not interfere with the more sensitive analog control function. These two grounds must be connected together on the PC board layout at a single point.




Figure18- Case Temperature versus Switching Frequency at Room Temperature Test Condition: Vin=Vcl=Vch1=Vch2=12V, Capacitors used as loads for output drivers.







Figure 19 - Typical application of APU3146. 12V input and two independent outputs.





Test Conditions:


VIN=12V, VOUT1=2.5V, IOUT1=0-10A, VOUT2=1.8V, IOUT2=0-10A, FS=300KHz





















Figure 27 - Deadband Time (2.5V Output). Ch1: LDrv1, Ch2: HDrv1, Ch3: Switching Node



Test Conditions:


VIN=12V, VOUT1=2.5V, IOUT1=0-10A, VOUT2=1.8V, IOUT2=0-10A, Fs=300KHz





Test Conditions:

VIN=12V, VOUT1=2.5V, IOUT1=0-10A, VOUT2=1.8V, IOUT2=0-10A, Fs=300KHz








Figure 36 - 2-phase operation with inductor current sensing. 12V to 1.8V @ 30A output






Figure 37 - 2-phase operation with resistor current sensing. 12V to 1.8V @ 30A output






Figure 38 - Typical application of APU3146 using 5V and 12V supplies to generate single output voltage. 1.8V @ 30A using inductor sensing.






Figure 39 - Typical application of APU3146. 1.8V @ 30A output with 5V and 12V input and different input current setting. (5V @ 5A and 12V @ 3A)






Figure 40 - Single 5V input and two independent outputs.






Figure 41 - Typical application of APU3146. 5V input, 12V drive and two independent outputs.






Figure 42 - Typical application of APU3146. 5V to 2.5V and 3.3V to 1.8V inputs and two independent outputs.