FAN5355 I 1A / 0.8A, 3Mhz. Digitally Programmable TinyBuck<sup>™</sup> Regulator

FAN5355 1A / 0.8A, 3MHz Digitally Programmable TinyBuck<sup>™</sup> Regulator

### Features

- 91% Efficiency at 3MHz
- 800mA or 1A Output Current<sup>(1)</sup>
- 2.7V to 5.5V Input Voltage Range
- 6 or 7-bit V<sub>OUT</sub> Programmable from 0.75 to 1.975V
- 3MHz Fixed-Frequency Operation
- Excellent Load and Line Transient Response
- Small Size, 1µH Inductor Solution
- ±2% PWM DC Voltage Accuracy
- 35ns Minimum On-Time
- High-Efficiency, Low-Ripple, Light-Load PFM
- Smooth Transition between PWM and PFM
- 37µA Operating PFM Quiescent Current
- Software Selectable 25kHz Minimum PFM Frequency Prevents Audible Noise in PFM Mode
- I<sup>2</sup>C<sup>™</sup>-Compatible Interface up to 3.4Mbps
- Pin-Selectable or I<sup>2</sup>C<sup>™</sup> Programmable Output Voltage
- On-the-Fly External Clock Synchronization
- 10-lead MLP (3 x 3mm) or 12-bump CSP Packages

### Applications

- SmartReflex<sup>™</sup>-Compliant Power Supply
- Split Supply DSPs and µP Solutions OMAP™, XSCALE™
- Cell Phones, Smart Phones, PDAs, Digital Cameras, and Portable Media Players
- Micro DC-DC Converter Modules
- Handset Graphic Processors (NVIDIA<sup>®</sup>, ATI)

I<sup>2</sup>C is a trademark of Philips Corporation. SmartReflex and OMAP are trademarks of Texas Instruments. XSCALE is a trademark of Intel Corporation. NVIDIA is a registered trademark of NVIDIA Corporation.

#### Description

The FAN5355 device is a high-frequency, ultra-fast transient response, synchronous step-down DC-DC converter optimized for low-power applications using small, low-cost inductors and capacitors. The FAN5355 supports up to 800mA or  $1A^{(1)}$  load current.

The device is ideal for mobile phones and similar portable applications powered by a single-cell Lithium-Ion battery. With an output voltage range adjustable via  $I^2C^{TM}$  interface from 0.75V to 1.975V, the device supports low-voltage DSPs and processors, core power supplies in smart phones, PDAs, and handheld computers.

The FAN5355 operates at 3MHz (nominal) fixed switching frequency using either its internal oscillator or external SYNC frequency.

During light-load conditions, the regulator includes a PFM mode to enhance light-load efficiency. The regulator transitions smoothly between PWM and PFM modes with no glitches on V<sub>OUT</sub>. Normal PFM (NPFM) mode offers the lowest quiescent current, at the expense of setpoint accuracy. Enhanced PFM (EPFM) mode features higher accuracy, as well as a 25kHz minimum PFM frequency, designed to prevent the regulator from operating in the audible range. In shutdown, the current consumption is reduced to less than 2 $\mu$ A, using software shutdown (EN = 1 with EN\_DCDC = 0), and less than 200nA in hardware shutdown (EN = 0).

The serial interface is compatible with Fast/Standard and High-Speed mode  $I^2C$  specifications, allowing transfers up to 3.4Mbps. This interface is used for dynamic voltage scaling with 12.5mV voltage steps, for reprogramming the mode of operation (PFM or Forced PWM), or to disable/enable the output voltage.

The chip's advanced protection features include short-circuit protection and current and temperature limits. During a sustained over-current event, the IC shuts down and restarts after a delay to reduce average power dissipation into a fault.

During start-up, the IC controls the output slew rate to minimize input current and output overshoot at the end of soft-start. The IC maintains a consistent soft-start ramp, regardless of output load during start-up.

The FAN5355 is available in 10-lead MLP (3x3mm) and 12-bump CSP packages.

© 2008 Fairchild Semiconductor Corporation FAN5355 • Rev. 1.0.4

www.fairchildsemi.com



FAIRCHILD

SEMICONDUCTOR®

### **Ordering Information**

			ave ss LSB	v	<sub>оит</sub> Prograr	nming	Power-up Defaults		
Order Number <sup>(4)</sup>	Option	A1	A0	DAC	MIN.	MAX.	VSEL0	VSEL1	Package <sup>(4)</sup> 🧭
FAN5355UC00X	00	0	0	6	0.7500	1.5375	1.05	1.35	WLCSP-12, 2.23x1.46mm
FAN5355MP00X	00	0	0	6	0.7500	1.5375	1.05	1.35	MLP-10, 3x3mm
FAN5355UC02X	02	1	0	6	0.7500	1.4375 <sup>(2)</sup>	1.05	1.20	WLCSP-12, 2.23x1.46mm
FAN5355UC03X	03	0	0	6	0.7500	1.5375	1.00	1.20	WLCSP-12, 2.23x1.46mm
FAN5355UC06X	06 <sup>(1)</sup>	0	0	6	1.1875	1.9750	1.80	1.80	WLCSP-12, 2.23x1.46mm
FAN5355UC07X	07 <sup>(1)</sup>	1	1	7	0.7500 <sup>(3)</sup>	1.9750	1.05	1.35	WLCSP-12, 2.23x1.46mm
FAN5355MP07X	07 <sup>(1)</sup>	1	1	7	0.7500 <sup>(3)</sup>	1.9750	1.05	1.35	MLP-10, 3x3mm

#### Notes:

1. Option 06 and 07 is rated for 1A output current. All other options are rated for 800mA output current.

2. V<sub>OUT</sub> is limited to the maximum voltage for all VSEL codes greater than the maximum V<sub>OUT</sub> listed.

3. V<sub>OUT</sub> may be programmed down 100mV for option 07. Performance below 0.75V is not guaranteed.

4. Ø All packages are "green" per JEDEC: J-STD-020B standard. The "X" designator specifies tape and reel packaging.

### **Typical Application**





Figure 1. Typical Application

Component	Description	Vendor	Parameter	Min.	Тур.	Max.	Units
L1 (L <sub>OUT</sub> )	1μH nominal	Murata LQM31P	L <sup>(5)</sup>	0.7	1.0	1.2	μH
LI (LOUT)	τμι ποιτιπαι	or FDK MIPSA2520	DCR (series R)		100		mΩ
C <sub>OUT</sub>	0603 (1.6x0.8x0.8) 10μF X5R or better	Murata or equivalent GRM188R60G106ME47D	C <sup>(6)</sup>	5.6	10.0	12.0	μF
C <sub>IN</sub>	0603 (1.6x0.8x0.8) 4.7μF X5R or better	Murata or equivalent GRM188R60J475KE19D	C <sup>(6)</sup>	3.0	4.7	5.6	μF

#### **Table 1. Recommended External Components**

#### Notes:

- 5. Minimum L incorporates both tolerance, temperature, and partial saturation effects (L decreases with increasing current).
- 6. Minimum C is a function of initial tolerance, maximum temperature, and the effective capacitance being reduced due to frequency, dielectric, and voltage bias effects.



### **Pin Definitions**

Pin	ı #	Name	Description
WLCSP	MLP	Name	Description
A1, B1	9	PGND	<b>Power GND</b> . Power return for gate drive and power transistors. Connect to AGND on PCB. The connection from this pin to the bottom of $C_{IN}$ should be as short as possible.
A2	10	SW	Switching Node. Connect to output inductor.
A3	1	PVIN	<b>Power Input Voltage</b> . Connect to input power source. The connection from this pin to $C_{IN}$ should be as short as possible.
B2	N/A	SYNC	<b>Sync</b> . When toggling and SYNC_EN bit is HIGH, the regulator synchronizes to the frequency on this pin. In PWM mode, when this pin is statically LOW or statically HIGH, or when its frequency is outside of the specified capture range, the regulator's frequency is controlled by its internal 3MHz clock.
В3	2	AVIN	Analog Input Voltage. Connect to input power source as close as possible to the input bypass capacitor.
C1	8, PAD	AGND	Analog GND. This is the signal ground reference for the IC. All voltage levels are measured with respect to this pin.
C2	7	EN	<b>Enable</b> . When this pin is HIGH, the circuit is enabled. When LOW, quiescent current is minimized. This pin should not be left floating.
C3	3	SDA	SDA. I <sup>2</sup> C interface serial data.
D1	6	VOUT	<b>Output Voltage Monitor</b> . Tie this pin to the output voltage. This is a signal input pin to the control circuit and does not carry DC current.
D2	5	VSEL	<b>Voltage Select</b> . When HIGH, $V_{OUT}$ is set by VSEL1. When LOW, $V_{OUT}$ is set by VSEL0. This behavior can be overridden through I <sup>2</sup> C register settings. This pin should not be left floating.
D3	4	SCL	SCL. I <sup>2</sup> C interface serial clock.

#### Note:

7. All logic inputs (SDA, SCL, SYNC, EN, and VSEL) are high impedance and should not be left floating. For minimum quiescent power consumption, tie unused logic inputs to AVIN or AGND. If I2C control is unused, tie SDA and SCL to AVIN.

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Units
V	AVIN, SW, PVIN Pins		-0.3	6.5	V
V <sub>CC</sub>	Other Pins		-0.3	6.5 AVIN + 0.3 <sup>(8)</sup> 6.5	V
ESD	Electrostatic Discharge Protection Level	Human Body Model per JESD22-A114		3.5	
ESD	Electrostatic Discharge Protection Level	Charged Device Model per JESD22-C101		1.5	KV
TJ	Junction Temperature		-40	+150	°C
T <sub>STG</sub>	Storage Temperature		-65	+150	°C
ΤL	Lead Soldering Temperature, 10 Seconds	S		+260	°C

Note:

8. Lesser of 6.5V or  $V_{CC}$ +0.3V.

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Units
V <sub>IN</sub>	Supply Voltage	2.7	5.5	V
f	Frequency Range	2.7	3.3	MHz
V <sub>sw</sub>	SDA and SCL Voltage Swing <sup>(9)</sup>		2.5	V
T <sub>A</sub>	Ambient Temperature	-40	+85	°C
TJ	Junction Temperature	-40	+125	°C

Note:

9. The I<sup>2</sup>C interface operates with t<sub>HD;DAT</sub> = 0 as long as the pull-up voltage for SDA and SCL is less than 2.5V. If voltage swings greater than 2.5V are required (for example if the I<sup>2</sup>C bus is pulled up to V<sub>IN</sub>), the minimum t<sub>HD;DAT</sub> must be increased to 80ns. Most I<sup>2</sup>C masters change SDA near the midpoint between the falling and rising edges of SCL, which provides ample t<sub>HD;DAT</sub>.

## **Dissipation Ratings**<sup>(10)</sup>

Package	<b>Rθ<sub>JA</sub></b> <sup>(11)</sup>	Power Rating at $T_A \le 25^{\circ}C$	Derating Factor > T <sub>A</sub> = 25°C
Molded Leadless Package (MLP)	49°C/W	2050mW	21mW/ºC
Wafer-Level Chip-Scale Package (WLCSP)	110°C/W	900mW	9mW/ºC

#### Notes:

10. Maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = [T_{J(max)} - T_A] / \theta_{JA}$ .

11. This thermal data is measured with high-K board (four-layer board according to JESD51-7 JEDEC standard).

**Electrical Specifications**  $V_{IN} = 3.6V$ , EN =  $V_{IN}$ , VSEL =  $V_{IN}$ , SYNC = GND, VSEL0(6) bit = 1, CONTROL2[4:3] = 00. T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C. Circuit and components according to Figure 1.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
Power Sup	plies			•			
VIN	Input Voltage Range		2.7		5.5	V	
		I <sub>O</sub> = 0mA, EPFM Mode, F <sub>PFM</sub> = 25kHz		110	150	μA	
lq	Quiescent Current	I <sub>o</sub> = 0mA, NPFM Mode		37	50	μA	
		I <sub>o</sub> = 0mA, 3MHz PWM Mode		4.8	5.5         150         50         2.0         2.0         2.0         2.0         2.0         2.0         2.0         2.0         2.0         2.0         2.0         100         1         50         1         50         1600         1800         3.35         3.3         80         4.3	mA	
		EN = GND		0.1	2.0		
I <sub>SD</sub>	Shutdown Supply Current	$      EN = V_{IN}, EN_DCDC \text{ bit} = 0, \\       SDA = SCL = V_{IN} $		0.1	2.0	μA	
N/		V <sub>IN</sub> Rising		2.40	2.60	V	
V <sub>UVLO</sub>	Under-Voltage Lockout Threshold	V <sub>IN</sub> Falling	2.00	2.15	2.30	V	
VUVHYST	Under-Voltage Lockout Hysteresis		200	250	300	mV	
ENABLE, \	/SEL, SDA, SCL, SYNC						
VIH	HIGH-Level Input Voltage		1.2			V	
VIL	LOW-Level Input Voltage				0.4	V	
I <sub>IN</sub>	Input Bias Current	Input tied to GND or V <sub>IN</sub>		0.01	1.00	μA	
Power Swi	tch and Protection						
		V <sub>IN</sub> = 3.6V, CSP Package		145			
R <sub>DS(ON)P</sub>	P-channel MOSFET On Resistance	V <sub>IN</sub> = 3.6V, MLP Package		165		mΩ	
		V <sub>IN</sub> = 2.7V, MLP Package		200			
I <sub>LKGP</sub>	P-channel Leakage Current	V <sub>DS</sub> = 6V			1	μA	
		V <sub>IN</sub> = 3.6V, CSP Package		75			
R <sub>DS(ON)N</sub>	N-channel MOSFET On Resistance	V <sub>IN</sub> = 3.6V, MLP Package		95		mΩ	
		V <sub>IN</sub> = 2.7V, MLP Package		101			
I <sub>LKGN</sub>	N-channel Leakage Current	V <sub>DS</sub> = 6V			1	μA	
R <sub>DIS</sub>	Discharge Resistor for Power-down Sequence	Options 03, 06, 07		15	50	Ω	
		$2.7V \le V_{IN} \le 4.2V$ , All Options Except 06 and 07	1150	1350	1600		
I <sub>LIMPK</sub>	P-MOS Current Limit	$2.7V \le V_{IN} \le 5.5V$ , All Options Except 06 and 07	1050	1350	1600	mA	
		$2.7V \le V_{IN} \le 4.2V$ , 06 and 07 Option	1300	1550	1800		
T <sub>LIMIT</sub>	Thermal Shutdown			150		°C	
T <sub>HYST</sub>	Thermal Shutdown Hysteresis			20		°C	
Frequency	Control	•					
f <sub>SW</sub>	Oscillator Frequency		2.65	3.00	3.35	MH	
<b>f</b> <sub>SYNC</sub>	Synchronization Range		2.7	3.0	3.3	MH	
D <sub>SYNC</sub>	Synchronization Duty Cycle		20		80	%	
<b>f</b> <sub>SYNCVAL</sub>	SYNC Frequency Rejection		1.6		4.3	MH	
f <sub>PFM(MIN)</sub>	Minimum PFM Frequency	EPFM Mode, I <sub>LOAD</sub> = 0		25		kHz	

Continued on the following page...

### Electrical Specifications (Continued)

 $V_{IN}$  = 3.6V, EN =  $V_{IN}$ , VSEL =  $V_{IN}$ , SYNC = GND, VSEL0(6) bit = 1, CONTROL2[4:3] = 00. T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C. Circuit and components according to Figure 1

Symbol	Parameter		Conditions	Min.	Тур.	Max.	Units	
Output Reg	gulation			1				
			I <sub>OUT(DC)</sub> = 0, Forced PWM, V <sub>OUT</sub> = 1.35V	-1.5		1.5	%	
		Option 00	$2.7V \le V_{IN} \le 5.5V$ , $V_{OUT}$ from 0.75 to 1.5375, $I_{OUT(DC)} = 0$ to 800mA, Forced PWM	-2		2	%	
			$2.7V \le V_{IN} \le 5.5V$ , $V_{OUT}$ from 0.75 to 1.5375, $I_{OUT(DC)} = 0$ to 800mA, NPFM Mode	-1.5		3.5	%	
			$I_{OUT(DC)} = 0$ , Forced PWM, $V_{OUT} = 1.20V$	-1.5		1.5	%	
		Option 02	$2.7V \leq V_{\text{IN}} \leq 5.5V,  V_{\text{OUT}}$ from 0.75 to 1.4375, $I_{\text{OUT(DC)}} = 0$ to 800mA, Forced PWM	-2		2	%	
			$2.7V \le V_{IN} \le 5.5V$ , $V_{OUT}$ from 0.75 to 1.4375, $I_{OUT(DC)} = 0$ to 800mA, NPFM Mode	-1.5		3.5	%	
		3	I <sub>OUT(DC)</sub> = 0, Forced PWM, V <sub>OUT</sub> = 1.20V	-1.5		1.5	%	
Vout	V <sub>out</sub> Accuracy		$2.7V \le V_{IN} \le 5.5V$ , $V_{OUT}$ from 0.75 to 1.5375, $I_{OUT(DC)} = 0$ to 800mA, Forced PWM	-2		2	%	
			Option 03	$2.7V \leq V_{\text{IN}} \leq 5.5V,  V_{\text{OUT}}$ from 0.75 to 1.5375, $I_{\text{OUT(DC)}} = 0$ to 800mA, NPFM Mode	-1.5		3.5	%
			$2.7V \leq V_{\text{IN}} \leq 5.5V,  V_{\text{OUT}}$ from 0.75 to 1.5375, $I_{\text{OUT(DC)}} = 0$ to 800mA, EPFM Mode	-0.5		2	%	
			$I_{OUT(DC)} = 0$ , Forced PWM, $V_{OUT} = 1.800V$	-1.5		3.5 1.5 2 3.5 1.5 2 3.5	%	
			$2.7V \le V_{IN} \le 5.5V$ , $V_{OUT}$ from 1.185 to 1.975, $I_{OUT(DC)} = 0$ to 1A, Forced PWM	-1.5		2	%	
		Option 06	$2.7V \le V_{IN} \le 5.5V$ , $V_{OUT}$ from 1.185 to 1.975, $I_{OUT(DC)} = 0$ to 1A, NPFM Mode	-1.5		3.5	%	
			$2.7V \le V_{IN} \le 5.5V$ , $V_{OUT}$ from 1.185 to 1.975, $I_{OUT(DC)} = 0$ to 1A, EPFM Mode	-0.5		2	%	
			$I_{OUT(DC)}$ = 0, Forced PWM, $V_{OUT}$ = 1.35V	-1.5	-1.5       -2       -1.5       -1.5       -1.5       -2       -1.5       -2       -1.5       -2       -1.5       -2       -1.5       -2       -1.5       -2       -1.5       -2       -1.5       -2       -1.5       -2       -1.5       -2       -1.5       -2       -1.5       -2       -1.5       -2       -1.5       -1.5       -1.5       -1.5       -1.5       -1.5       -1.5       -1.5       -1.5       -1.5	1.5	%	
			$2.7V \leq V_{\text{IN}} \leq 5.5V,  V_{\text{OUT}}$ from 0.75 to 1.6875, $I_{\text{OUT(DC)}}$ = 0 to 1A, Forced PWM	-2		2	%	
		Option 07	$2.7V \leq V_{\text{IN}} \leq 5.5V,  V_{\text{OUT}}$ from 0.75 to 1.6875, $I_{\text{OUT(DC)}}$ = 0 to 1A, NPFM Mode	-1.5		3.5	%	
			$2.7V \leq V_{\text{IN}} \leq 5.5V,  V_{\text{OUT}}$ from 0.75 to 1.6875, $I_{\text{OUT(DC)}}$ = 0 to 1A, EPFM Mode	-0.5		2	%	
$\frac{\Delta V_{OUT}}{\Delta I_{LOAD}}$	Load Regulation		I <sub>OUT(DC)</sub> = 0 to 800mA, Forced PWM		-0.5		%/A	
$\frac{\Delta V_{OUT}}{\Delta V_{IN}}$	Line Regulation		$2.7V \le V_{IN} \le 5.5V$ , $I_{OUT(DC)} = 300mA$		0	(F	%/∨	
V	Output Ripple Vo	ltage	PWM Mode, V <sub>OUT</sub> = 1.35V		2.2		mVP-	
V <sub>RIPPLE</sub>		maye	PFM Mode, I <sub>OUT(DC)</sub> = 10mA		20		mVP-	

Continued on the following page...


### Electrical Specifications (Continued)

 $V_{IN}$  = 3.6V, EN =  $V_{IN}$ , VSEL =  $V_{IN}$ , SYNC = GND, VSEL0(6) bit = 1, CONTROL2[4:3] = 00. T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = 25°C. Circuit and components according to Figure 1.

Symbol	Parameter		Conditions	Min.	Тур.	Max.	Units
DAC							
	Resolution		Option 07	7			Bits
	Resolution		All Other Options	6			Bits
	Differential Nonlinea	arity	Monotonicity Assured by Design			0.8	LSB
Timing	•			•	-		
I2C <sub>EN</sub>	EN HIGH to I <sup>2</sup> C Sta	art		250			μS
$t_{V(L-H)}$	Vout LOW to HIGH	Settling	$R_{LOAD}$ = 75 $\Omega$ , Transition from 1.0 to 1.5375V V <sub>OUT</sub> Settled to within 2% of Setpoint		7		μS
Soft-Start							
	Regulator Enable	Option 06	$R_{LOAD} \ge 5\Omega$ , to $V_{OUT}$ = 1.8000V		170	210	μS
t <sub>ss</sub>	to Regulated V <sub>OUT</sub>	All Other Options	$R_{LOAD} \ge 5\Omega$ , to $V_{OUT}$ = Power-up Default		140	180	μS
V <sub>SLEW</sub>	Soft-start V <sub>OUT</sub> Slev	v Rate <sup>(12)</sup>			18.75		V/ms

#### Note:


12. Option 06 slew rate is 35.5V/ms during the first  $16\mu s$  of soft-start.



# I<sup>2</sup>C Timing Specifications

Guaranteed by design.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		Standard mode			100	kHz
£	f <sub>SCL</sub> SCL Clock Frequency       t <sub>BUF</sub> Bus-free Time between STOP and START Conditions       t <sub>HD:STA</sub> START or Repeated START Hold Time	Fast mode			400	kHz
ISCL	SCL Clock Frequency	High-Speed mode, $C_B \leq 100 pF$			3400	kHz
teneral START Conditions	High-Speed mode, $C_B \leq 400 pF$			1700	kHz	
	Bus-free Time between STOP and	Standard mode		4.7		μS
τ <sub>BUF</sub>	START Conditions	Fast mode		1.3		μs
		Standard mode		4		μS
t <sub>HD:STA</sub>		Fast mode		600		ns
	Time	High-Speed mode		160		ns
		Standard mode		4.7		μS
		Fast mode		1.3		ns
t <sub>LOW</sub>	Bus-free Time between STOP and START Conditions         START or Repeated START Hold Time         SCL LOW Period         SCL HIGH Period         Repeated START Setup Time         Data Setup Time         Data Hold Time <sup>(9)</sup> SCL Rise Time         SCL Fall Time         SDA Rise Time	High-Speed mode, $C_B \leq 100 pF$		160		ns
		High-Speed mode, $C_B \le 400 \text{pF}$		320	400 3400	ns
		Standard mode		4		μS
		Fast mode		600		ns
t <sub>HIGH</sub>	HIGH SCL HIGH Period	High-Speed mode, $C_B \leq 100 pF$		60		ns
		High-Speed mode, $C_B \leq 400 pF$		120		ns
		Standard mode		4.7		μS
telleta	t <sub>su;DAT</sub> Data Setup Time	Fast mode		600		ns
-30,31A		High-Speed mode		160		ns
-		Standard mode		250		ns
tellidat	Data Setup Time	Fast mode		100		ns
-30,DA1		High-Speed mode		10		ns
		Standard mode	0		3 45	μS
		Fast mode	0			ns
t <sub>HD;DAT</sub>	Data Hold Time <sup>(9)</sup>	High-Speed mode, $C_B \leq 100 pF$	0			ns
		High-Speed mode, $C_B \le 400 pF$	0			ns
		Standard mode	20+0	).1C <sub>B</sub>		ns
		Fast mode	20+0			ns
t <sub>RCL</sub>	SCL Rise Time	High-Speed mode, $C_B \leq 100 pF$		10		ns
		High-Speed mode, $C_B \le 400 pF$		20		ns
-		Standard mode	20+0	-		ns
		Fast mode	20+0			ns
t <sub>FCL</sub>	SCL Fall Time	High-Speed mode, $C_B \leq 100 pF$		10		ns
		High-Speed mode, $C_B \le 400 pF$		20		ns
		Standard mode	20+0	-		ns
t <sub>RDA</sub>	SDA Rise Time	Fast mode	20+0			ns
t <sub>RCL1</sub>	Rise Time of SCL After a Repeated	High-Speed mode, $C_B \leq 100 pF$		10		ns
RULI	START Condition and After ACK Bit	High-Speed mode, $C_B \le 400 \text{pF}$		20		ns
		Standard mode	20+0			ns
		Fast mode	20+0			ns
t <sub>FDA</sub>	SDA Fall Time	High-Speed mode, $C_B \leq 100 pF$		10		ns
		High-Speed mode, $C_B \le 400 \text{pF}$		20		ns
		Standard mode		4		μS
t <sub>su;sto</sub>	Stop Condition Setup Time	Fast mode		600		ns
00,010		High-Speed mode		160		ns
C <sub>B</sub>	Capacitive Load for SDA and SCL				100	pF



### **Typical Performance Characteristics**

Unless otherwise specified, Auto-PWM/NPFM,  $V_{IN}$  = 3.6V,  $T_A$  = 25°C, and recommended components as specified in Table 1.

### Efficiency




Figure 7. Efficiency vs. Load at V<sub>OUT</sub> = 1.05V




Figure 9. Efficiency vs. Load at VOUT = 1.50V






Figure 8. Efficiency vs. Load at V<sub>OUT</sub> = 1.35V


FAN5355 — 1A / 0.8A, 3Mhz. Digitally Programmable TinyBuck<sup>TM</sup> Regulator



© 2008 Fairchild Semiconductor Corporation FAN5355 • Rev. 1.0.4

www.fairchildsemi.com







### Typical Performance Characteristics (Continued)

Unless otherwise specified,  $V_{IN}$  = 3.6V.

### VSEL Transitions



© 2008 Fairchild Semiconductor Corporation FAN5355 • Rev. 1.0.4 www.fairchildsemi.com



4

3


1

4

3

© 2008 Fairchild Semiconductor Corporation FAN5355 • Rev. 1.0.4

FAN5355 — 1A / 0.8A, 3Mhz. Digitally Programmable TinyBuck<sup>TM</sup> Regulator



FAN5355 — 1A / 0.8A, 3Mhz. Digitally Programmable TinyBuck<sup>TM</sup> Regulator

### **Circuit Description**

#### **Overview**

The FAN5355 is a synchronous buck regulator that typically operates at 3MHz with moderate to heavy load currents. At light load currents, the converter operates in power-saving PFM mode. The regulator automatically transitions between fixed-frequency PWM and variable-frequency PFM mode to maintain the highest possible efficiency over the full range of load current.

The FAN5355 uses a very fast non-linear control architecture to achieve excellent transient response with minimum-sized external components.

The FAN5355 integrates an  $l^2$ C-compatible interface, allowing transfers up to 3.4Mbps. This communication interface can be used to:

- 1. Dynamically re-program the output voltage in 12.5mV increments.
- 2. Reprogram the mode of operation to enable or disable PFM mode.
- 3. Control voltage transition slew rate.
- 4. Control the frequency of operation by synchronizing to an external clock.
- 5. Enable / disable the regulator.

For more details, refer to the  $l^2C$  Interface and Register Description sections.

### **Output Voltage Programming**

Option	V <sub>OUT</sub> Equation	
00, 02, 03	$V_{OUT} = 0.75 + N_{VSEL} \bullet 12.5 mV$	(1)
07	$\begin{split} V_{\text{OUT}} &= 0.100 + N_{\text{VSEL}} \bullet 25 \text{mV} \\ \text{for } N_{\text{VSEL}} &= 0 \text{ to } 23 \\ V_{\text{OUT}} &= 0.675 + \left(N_{\text{VSEL}} - 23\right) \bullet 12.5 \text{mV} \\ \text{for } N_{\text{VSEL}} &> 23 \end{split}$	(2)
06	$V_{OUT} = 1.1875 + N_{VSEL} \bullet 12.5mV$	(3)

where  $N_{\text{VSEL}}$  is the decimal value of the setting of the VSEL register that controls  $V_{\text{OUT}}.$ 

#### Note:

13. Option 02 maximum voltage is 1.4375V (see Table 3).

#### Power-up, EN, and Soft-start

All internal circuits remain de-biased and the IC is in a very low quiescent current state until the following are true:

- 1.  $V_{IN}$  is above its rising UVLO threshold, and
- 2. EN is HIGH.


At that point, the IC begins a soft-start cycle, its  $I^2C$  interface is enabled, and its registers loaded with their default values.

During the initial soft-start,  $V_{OUT}$  ramps linearly to the setpoint programmed in the VSEL register selected by the VSEL pin. The soft start features a fixed output voltage slew rate of 18.75V/ms, and achieves regulation approximately 90µs after EN rises. PFM mode is enabled during soft-start until the output is in regulation, regardless of the MODE bit settings. This allows the regulator to start into a partially charged output without discharging it; in other words, the regulator does not allow current to flow from the load back to the battery.

As soon as the output has reached its setpoint, the control forces PWM mode for about  $85\mu s$  to allow all internal control circuits to calibrate.

Symbol	Description		Value (μs)			
t <sub>SSDLY</sub>	Time from EN to sta soft-start ramp	art of	25			
+	V <sub>OUT</sub> ramp start to Opt 06		16 +(VSEL-0.7) X	53		
t <sub>REG</sub>	regulation	Others	(VSEL-0.1) X 53	3		
t <sub>РОК</sub>	PWROK (CONTRC rising from $t_{REG}$	0L2[5])	11			
t <sub>CAL</sub>		Regulator stays in PWM mode during this time				







V	SEL Valu		VOUT					
Dec	Binary	Hex	00, 03	02	06			
0	000000	00	0.7500	0.7500	1.1875			
1	000001	01	0.7625	0.7625	1.2000			
2	000010	02	0.7750	0.7750	1.2125			
3	000011	03	0.7875	0.7875	1.2250			
4	000100	04	0.8000	0.8000	1.2375			
5	000101	05	0.8125	0.8125	1.2500			
6	000110	06	0.8250	0.8250	1.2625			
7	000111	07	0.8375	0.8375	1.2750			
8	001000	08	0.8500	0.8500	1.2875			
9	001001	09	0.8625	0.8625	1.3000			
10	001010	0A	0.8750	0.8750	1.3125			
<u>11</u> 12	001011	0B 0C	0.8875	0.8875	1.3250 1.3375			
13	001100	0C 0D	0.9000	0.9000	1.3500			
14	001110	0D 0E	0.9125	0.9250	1.3625			
15	001111	0L 0F	0.9230	0.9230	1.3750			
16	010000	10	0.9500	0.9500	1.3875			
17	0100001	11	0.9625	0.9625	1.4000			
18	010001	12	0.9750	0.9750	1.4125			
19	010010	13	0.9875	0.9875	1.4250			
20	010100	14	1.0000	1.0000	1.4375			
21	010101	15	1.0125	1.0125	1.4500			
22	010110	16	1.0250	1.0250	1.4625			
23	010111	17	1.0375	1.0375	1.4750			
24	011000	18	1.0500	1.0500	1.4875			
25	011001	19	1.0625	1.0625	1.5000			
26	011010	1A	1.0750	1.0750	1.5125			
27	011011	1B	1.0875	1.0875	1.5250			
28	011100	1C	1.1000	1.1000	1.5375			
29	011101	1D	1.1125	1.1125	1.5500			
30	011110	1E	1.1250	1.1250	1.5625			
31	011111	1F	1.1375	1.1375	1.5750			
32	100000	20	1.1500	1.1500	1.5875			
33	100001	21	1.1625	1.1625	1.6000			
34	100010	22	1.1750	1.1750	1.6125			
35	100011	23	1.1875	1.1875	1.6250			
36	100100	24	1.2000	1.2000	1.6375			
37	100101	25	1.2125	1.2125	1.6500			
38	100110	26	1.2250	1.2250	1.6625			
39 40		27 28	1.2375	1.2375	1.6750			
40	101000	20	1.2500	1.2500 1.2625	1.6875			
41	101001	29 2A	1.2750	1.2750	1.7000			
43	101010	2A 2B	1.2875	1.2875	1.7250			
43	101011	2D 2C	1.3000	1.3000	1.7250			
44	101100	20 2D	1.3125	1.3125	1.7500			
46	101110	2D 2E	1.3250	1.3250	1.7625			
47	101111	2F	1.3375	1.3375	1.7750			
48	110000	30	1.3500	1.3500	1.7875			
49	110001	31	1.3625	1.3625	1.8000			
50	110010	32	1.3750	1.3750	1.8125			
51	110011	33	1.3875	1.3875	1.8250			
52	110100	34	1.4000	1.4000	1.8375			
53	110101	35	1.4125	1.4125	1.8500			
54	110110	36	1.4250	1.4250	1.8625			
55	110111	37	1.4375	1.4375	1.8750			
56	111000	38	1.4500	1.4375	1.8875			
57	111001	39	1.4625	1.4375	1.9000			
58	111010	3A	1.4750	1.4375	1.9125			
59	111011	3B	1.4875	1.4375	1.9250			
60	111100	3C	1.5000	1.4375	1.9375			
61	111101	3D	1.5125	1.4375	1.9500			
62	111110	3E	1.5250	1.4375	1.9625			
63	111111	3F	1.5375	1.4375	1.9750			

VS	EL		VSEL					
Dec	Hex	VOUT	1	Dec	Hex	VOUT		
0	00	0.1000		64	00	1.187		
1	01	0.1250	1	65	01	1.2000		
2	02	0.1500	1	66	02	1.212		
3	03	0.1750		67	03	1.2250		
4	04	0.2000		68	04	1.2375		
5	05	0.2250		69	05	1.2500		
6	06	0.2500		70	06	1.262		
7	07	0.2750		71	07	1.202		
8	08	0.3000		72	08	1.287		
9	09	0.3250		73	09	1.300		
10	0A	0.3500		74	0A	1.312		
11	07 C	0.3750		75	0B	1.325		
12	0C	0.4000		76	0C	1.337		
13	0D	0.4250		77	0D	1.350		
14	0E	0.4500		78	0E	1.362		
15	0E 0F	0.4750		79	0E	1.375		
16	10	0.5000		80	10	1.387		
17	10	0.5250		81	11	1.400		
18	12	0.5500		82	12	1.412		
10	12	0.5500		83	12	1.412		
20	13	0.6000		84	13	1.425		
20	14	0.6000		84 85	14	1.437		
21					-			
22	16 17	0.6500		86	16 17	1.462		
	17	0.6750		87 88		1.475		
24	10	0.6875			18	-		
25		0.7000		89	19	1.500		
26	1A			90 91	1A	1.512		
27	1B	0.7250			1B	1.525		
28	1C	0.7375		92	1C	1.537		
29	1D	0.7500		93	1D	1.550		
30	1E	0.7625		94	1E	1.562		
31	1F	0.7750		95	1F	1.575		
32	20	0.7875		96	20	1.587		
33	21	0.8000		97	21	1.600		
34	22	0.8125		98	22	1.612		
35	23	0.8250		99	23	1.625		
36	24	0.8375		100	24	1.637		
37	25	0.8500		-	25	1.650		
38 39	26	0.8625		102	26	1.662		
	27	0.8750		103	27	1.675		
40	28	0.8875		104	28	1.687		
41	29	0.9000		105	29	1.700		
42	2A	0.9125		106	2A	1.712		
43	2B	0.9250		107	2B	1.725		
44	2C	0.9375		108	2C	1.737		
45	2D	0.9500		109	2D	1.750		
46	2E	0.9625		110	2E	1.762		
47	2F	0.9750		111	2F	1.775		
48	30	0.9875		112	30	1.787		
49	31	1.0000		113	31	1.800		
50	32	1.0125		114	32	1.812		
51	33	1.0250		115	33	1.825		
52	34	1.0375		116	34	1.837		
53	35	1.0500		117	35	1.850		
54	36	1.0625		118	36	1.862		
55	37	1.0750		119	37	1.875		
56	38	1.0875		120	38	1.887		
57	39	1.1000		121	39	1.900		
58	3A	1.1125		122	3A	1.912		
59	3B	1.1250		123	3B	1.9250		
60	3C	1.1375		124	3C	1.937		
61	3D	1.1500		125	3D	1.950		
62	3E	1.1625		126	3E	1.962		
63	3F	1.1750	1	127	3F	1.9750		

Table

www.fairchildsemi.com

#### Software Enable

The EN\_DCDC bit, VSELx[7] can be used to enable the regulator in conjunction with the EN pin. Setting EN\_DCDC with EN HIGH begins the soft-start sequence described above.

EN_DCDC Bit	EN Pin	l <sup>2</sup> C	REGULATOR
0	0	OFF	OFF
1	1	ON	ON
1	0	OFF	OFF
0	1	ON	OFF

Table 5	5. EN	DCDC	Behavior

#### Light-Load (PFM) Operation

The FAN5355 offers both a Normal PFM (NPFM) and Enhanced PFM (EPFM) mode. NPFM is normally used when the load current is very low and when quiescent current must be minimized. EPFM provides more accurate DC regulation and limits the minimum frequency to 25kHz typical to prevent operation in the audio band.

 $V_{OUT}$  ripple is identical in both modes (less than 20mV), and both modes feature very fast response to load transients.

The FAN5355 incorporates a single-pulse, light-load modulation that ensures:

- Smooth transitions between PFM and PWM modes
- Minimum frequency, of 25kHz typical, to avoid audible noise (EPFM only)
- Single-pulse operation for low ripple
- Predictable PFM entry and exit currents.

PFM begins after the inductor current has become discontinuous, crossing zero during the PWM cycle in 32 consecutive cycles. PFM exit occurs when discontinuous current mode (DCM) operation cannot supply sufficient current to maintain regulation. During PFM mode, the inductor current ripple is about 40% higher than in PWM mode. The load current required to exit PFM mode is thereby about 20% higher than the load current required to enter PFM mode, providing sufficient hysteresis to prevent "mode chatter."

While PWM ripple voltage is typically less than 4mVP-P, PFM ripple voltage can be up to 30mVP-P during very light load. To prevent significant undershoot when a load transient occurs, the initial DC setpoint for the regulator in PFM mode is set 10mV higher than in PWM mode. This offset decays to about 5mV after the regulator has been in PFM mode for ~100 $\mu$ s. The maximum instantaneous voltage in PFM is 30mV above the setpoint.

In Enhanced PFM (EPFM) mode, the regulator maintains a minimum frequency of 25kHz (typical) to prevent audible noise being generated by the external components. To achieve this, the regulator turns on the low-side MOSFET to

"create demand" for a pulse if no pulse had been required for  $40\mu$ s. The minimum frequency limit circuit takes effect with load currents below about 3.5mA. Above that load point, the natural PFM period is less than  $40\mu$ s. This circuit only activates when I<sub>LOAD</sub> is greater than ~3.5mA. If the load remains above 3.5mA, there is no quiescent current penalty for EPFM mode and there is some accuracy advantage.

NPFM allows the switching frequency ( $f_{SW}$ ) to go as low as required to support the load current. This achieves a lower quiescent current than EPFM, but sacrifices up to ±15mV of DC accuracy when compared to EPFM or PWM modes. As shown in Table 6, EPFM and NPFM modes have the same frequency when the load is above 4mA. If the load is above 4mA, EPFM is the preferred mode, since it has tighter DC regulation with the same efficiency.

EPFM can only be enabled by setting the MODE\_CTRL bits to 11. In versions with MODE\_CTRL disabled (see *Table 12*), the PFM mode is NPFM.

Mode	EPFM	NPFM
I <sub>QUIESCENT</sub> typical at I <sub>LOAD</sub> = 0	110μA	38µA
DC Accuracy	Better	Good
f <sub>sw</sub> at I <sub>LOAD</sub> = 0	25 kHz	to 0 Hz
f <sub>SW</sub> at I <sub>LOAD</sub> > 3.5mA	> 33 kHz	> 33 kHz

#### Table 6. PFM Modes Comparison

PFM mode can be disabled by writing to the mode control bits: CONTROL1[3:0] (see Table 12 for details).

#### Switching Frequency Control and Synchronization

The nominal internal oscillator frequency is 3MHz. The regulator runs at its internal clock frequency until these conditions are met:

- 1. EN\_SYNC bit, CONTROL1[5], is set; and
- 2. A valid frequency appears on the SYNC pin.

CON	TROL2	F <sub>SYNC</sub> Valid					
PLL_MULT	f <sub>SYNC</sub> Divider	Min.	Тур.	Max.			
00	1	2.25	3.00	4.00			
01	2	1.13	1.50	2.00			
10	3	0.75	1.00	1.33			
11	4	0.56	0.75	1.00			

Table 7. SYNC Frequency Validation for fosc(INTERNAL)=3.0MHz

If the EN\_SYNC is set and SYNC fails validation, the regulator continues to run at its internal oscillator frequency. The regulator is functional if  $f_{SYNC}$  is valid, as defined in Table 7, but its performance is compromised if  $f_{SYNC}$  is outside the  $f_{SYNC}$  window in the Electrical Specifications.

When CONTROL1[3:2] = 00 and the VSEL line is LOW, the converter operates according to the MODE0 bit, CONTROL1[0], with synchronization disabled regardless of the state of the EN\_SYNC and HW\_nSW bits.

<sup>© 2008</sup> Fairchild Semiconductor Corporation FAN5355 • Rev. 1.0.4

### **Output Voltage Transitions**

The IC regulates  $V_{\text{OUT}}$  to one of two setpoint voltages, as determined by the VSEL pin and the HW\_nSW bit.

VSEL Pin	HW_nSW Bit	V <sub>OUT</sub> Setpoint <sup>(14)</sup>	PFM
0	1	VSEL0	Allowed
1	1	VSEL1	Per MODE1
х	0	VSEL1	Per MODE1

Table 8. V<sub>OUT</sub> Setpoint and Mode Control MODE\_CTRL, CONTROL1[3:2] = 00

#### Note:

14. Option 07 uses VSELx[6:0] to set V<sub>OUT</sub>, while all other options use VSELx[5:0].

If HW\_nSW =0,  $V_{OUT}$  transitions are initiated through the following sequence:

- 1. Write the new setpoint in VSEL1.
- Write desired transition rate in DEFSLEW, CONTROL2[2:0], and set the GO bit in CONTROL2[7].

If HW\_nSW =1,  $V_{OUT}$  transitions are initiated either by changing the state of the VSEL pin or by writing to the VSEL register selected by the VSEL pin.

#### **Positive Transitions**

When transitioning to a higher  $V_{OUT}$ , the regulator can perform the transition using multi-step or single-step mode.

#### Multi-step Mode:

The internal DAC is stepped at a rate defined by DEFSLEW, CONTROL2[2:0], ranging from 000 to 110. This mode minimizes the current required to charge  $C_{OUT}$  and thereby minimizes the current drain from the battery when transitioning. The PWROK bit, CONTROL2[5], remains LOW until about 1.5 $\mu$ s after the DAC completes its ramp.




Figure 36. Multi-step VOUT Transition


#### Single-step Mode:

Used if DEFSLEW, CONTROL2[2:0] = 111. The internal DAC is immediately set to the higher voltage and the regulator performs the transition as quickly as its current limit circuit allows, while avoiding excessive overshoot.

Figure 37 shows single-step transition timing.  $t_{V(L\text{-}H)}$  is the time it takes the regulator to settle to within 2% of the new

© 2008 Fairchild Semiconductor Corporation FAN5355 • Rev. 1.0.4 setpoint and is typically  $7\mu s$  for a full-range transition (from 00000 to 11111 for 6-bit DAC options). The PWROK bit, CONTROL2[5], goes LOW until the transition is complete and V<sub>OUT</sub> settled. This typically occurs ~2 $\mu$ s after t<sub>V(L-H)</sub>.

It is good practice to reduce the load current before making positive VSEL transitions. This reduces the time required to make positive load transitions and avoids current–limitinduced overshoot.




#### Figure 37. Single-Step VOUT Transition

All positive  $V_{OUT}$  transitions inhibit PFM until the transition is complete, which occurs at the end of  $t_{POK(L-H)}$ .

#### **Negative Transitions**

When moving from VSEL=1 to VSEL=0, the regulator enters PFM mode, regardless of the condition of the SYNC pin or MODE bits, and remains in PFM until the transition is completed. Reverse current through the inductor is blocked, and the PFM minimum frequency control inhibited, until the new setpoint is reached, at which time the regulator resumes control using the mode established by MODE\_CTRL. The transition time from V<sub>HIGH</sub> to V<sub>LOW</sub> is controlled by the load current and output capacitance as:





## **Protection Features**

#### **Current Limit / Auto-Restart**

The regulator includes cycle-by-cycle current limiting, which prevents the instantaneous inductor current from exceeding ~1350mA.

The IC enters "fault" mode after sustained over-current. If current limit is asserted for more than 32 consecutive cycles (about 20µs), the IC returns to shutdown state and remains in that condition for ~80µs. After that time, the regulator attempts to restart with a normal soft-start cycle. If the fault has not cleared, it shuts down ~10µs later.

If the fault is a short circuit, the initial current limit is  $\sim$ 30% of the normal current limit, which produces a very small drain on the system power source.

### **Thermal Protection**

When the junction temperature of the IC exceeds 150°C, the device turns off all output MOSFETs and remains in a low quiescent current state until the die cools to 130°C before commencing a normal soft-start cycle.

#### Under-Voltage Lockout (UVLO)

The IC turns off all MOSFETs and remains in a very low quiescent current state until  $V_{\rm IN}$  rises above the UVLO threshold.

## I<sup>2</sup>C Interface

The FAN5355's serial interface is compatible with standard, fast, and HS mode  $I^2C$  bus specifications. The FAN5355's SCL line is an input and its SDA line is a bi-directional opendrain output; it can only pull down the bus when active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

SDA and SCL are normally pulled up to a system I/O power supply (VCCIO), as shown in Figure 1. If the I<sup>2</sup>C interface is not used, SDA and SCL should be tied to AVIN to minimize quiescent current consumption.

### Addressing

FAN5355 has four user-accessible registers:

5	4	3	2	1	0
-				-	U
0	0	0	0	0	0
0	0	0	0	0	1
0	0	0	0	1	0
0	0	0	0	1	1
	0	0 0	0 0 0	0 0 0 0	

Table 9. I<sup>2</sup>C Register Addresses

### Slave Address

In Table 10, A1 and A0 are according to the Ordering Information table on page 2.

7	6	5	4	3	2	1	0
1	0	0	1	0	A1	A0	R/W

Table 10. I<sup>2</sup>C Slave Address

### Bus Timing

As shown in Figure 39, data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow ample time for the data to set up before the next SCL rising edge.






Figure 39. Data Transfer Timing

Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a "START" condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 40.



### Figure 40. Start Bit

A transaction ends with a "STOP" condition, which is defined as SDA transitioning from 0 to 1 with SCL HIGH, as shown in Figure 41.



During a read from the FAN5355 (Figure 44), the master issues a "Repeated Start" after sending the register address, and before resending the slave address. The "Repeated Start" is a 1 to 0 transition on SDA while SCL is HIGH, as shown in Figure 42.


© 2008 Fairchild Semiconductor Corporation FAN5355 • Rev. 1.0.4

### High-Speed (HS) Mode

The protocols for High-Speed (HS), Low-Speed (LS), and Fast-Speed (FS) modes are identical, except the bus speed for HS mode is 3.4MHz. HS mode is entered when the bus master sends the HS master code 00001XXX after a start condition. The master code is sent in FS mode (less than 400kHz clock) and slaves do not ACK this transmission.

The master then generates a repeated start condition (Figure 42) that causes all slaves on the bus to switch to HS mode. The master then sends  $I^2C$  packets, as described above, using the HS mode clock rate and timing.

The bus remains in HS mode until a stop bit (Figure 41) is sent by the master. While in HS mode, packets are separated by repeated start conditions (Figure 42).



**Read and Write Transactions** 

All addresses and data are MSB first.

defined as

S

А

Ā

Slave Drives Bus

Symbol Definition

packet

Master Drives Bus

START, see Figure 40.

preceding packet.

The following figures outline the sequences for data read and

and

ACK. The slave drives SDA to 0 to acknowledge the

NACK. The slave sends a 1 to NACK the preceding

write. Bus control is signified by the shading of the packet,

### **Register Descriptions**

#### **Default Values**

Each option of the FAN5355 (see Ordering Information on page 2) has different default values for the some of the register bits. Table 12 defines both the default values and the bit's type (as defined in Table 13) for each available option.

	VSEL0												
Option	7	6	5	4	3	2	1	0	Vout				
00	1	1	0	1	1	0	0	0	1.05				
02	1	1	0	1	1	0	0	0	1.05				
03	1	1	0	1	0	1	0	0	1.00				
07	1	1	0	1	1	0	0	0	1.05				
06	1	1	1	1	0	0	0	1	1.80				

	VSEL1														
Option	7	6	5	4	3	2	1	0	Vout						
00	1	1	1	1	0	0	0	0	1.35						
02	1	1	1	0	0	1	0	0	1.20						
03	1	1	1	0	0	1	0	0	1.20						
07	1	1	1	1	0	0	0	0	1.35						
06	1	1	1	1	0	0	0	1	1.80						

CONTROL1

Option	7	6	5	4	3	2	1	0
00, 02	1	0	0	1	0	0	0	0
03	0	0	0	1	0	0	0	0
06, 07	1	0	0	1	0	0	0	0

CONTROL2	
----------	--

Option	7	6	5	4	3	2	1	0
00, 02	0	0	0	0	0	1	1	1
03	0	0	0	0	0	1	1	1
06, 07	0	0	0	0	0	1	1	1


#### Table 12. Default Values and Bit Types for VSEL and CONTROL Registers

#	Active bit.	Changing this bit changes the behavior of the converter, as described below.
#	Disabled.	Converter logic ignores changes made to this bit. Bit can be written to and read-back.
#	Read-only.	Writing to this bit through I <sup>2</sup> C does not change the read-back value, nor does it change converter behavior.

#### Table 13. Bit Type Definitions for Table 12.


The following table defines the operation of each register bit. Superscript characters define the default state for each option. Superscripts <sup>0,2,3,6,7</sup> signify the default values for options 00, 02, 03, 06, and 07, respectively. <sup>A</sup> signifies the default for all options.

VSEL0         Register Address: 00           7         EN_DCDC         0         Device in shutdown regardless of the state of the EN pin. This bit is mirrored in VSEL1. A write register establishes the EN_DCDC value.           6         Reserved <sup>02,3,8</sup> or DAC6 <sup>7</sup> Table 12         Device enabled when EN pin is HIGH, disabled when EN is LOW.           7         EN_DCDC         0         Device enabled when EN pin is HIGH, disabled when EN is LOW.           7         EN_DCDC         0         Device in shutdown regardless of the state of the EN pin. This bit is mirrored in VSEL0. A write register establishes the EN_DCDC value.           7         EN_DCDC         0         Device in shutdown regardless of the state of the EN pin. This bit is mirrored in VSEL0. A write register establishes the EN_DCDC value.           7         EN_DCC6 <sup>7</sup> Table or DAC6 <sup>7</sup> Table Table fas no effect in options 00, 02, 03, 06, and defaults to 1. In option 07, it is the MSB of the 7-bit Vour.           6         Reserved <sup>02,35</sup> Table fas no effect in options 00, 02, 03, 06, and defaults to 1. In option 07, it is the MSB of the 7-bit Vour.           7.6         Reserved <sup>02,35</sup> Vendor ID bits. Writing to these bits has no effect on regulator option 07.           7.6         Reserved <sup>100,25,5</sup> Vendor ID bits. Writing to these bits has no effect on regulator synchronizes to it and PFM is disal when MDDE = 00, VSEL 1. Voluge transitions occur by writing to the VSEL1, then setting the MM_nDDE = 00, VSEL 1. Voluge tra	
7         EN_DCDC         0         register establishes the EN_DCDC value.           1 <sup>A</sup> Device enabled when EN in is HIGH, disabled when EN is LOW.           6         Reserved <sup>82,30</sup> or DAC6 <sup>7</sup> Table (S)0         DAC(5:0)         12           6-bit DAC value to set Vour. The six LSBs of the 7-bit value for option 07.         Register Address: 01           VSELT         Register Address: 01           7         EN_DCDC         0         Device enabled when EN pin is HIGH, disabled when EN is LOW.           6         Reserved <sup>92,330</sup> or DAC6 <sup>7</sup> 12         Device enabled when EN pin is HIGH, disabled when EN is LOW.           6         Reserved <sup>92,330</sup> or DAC6 <sup>7</sup> 12         B-bit DAC value to set Vour. The six LSBs of the 7-bit value for option 07.           CONTROL           6         Reserved <sup>92,330</sup> or DAC6         10 <sup>92,55</sup> 7:6         Reserved <sup>10,92,56</sup> Vendor ID bits. Writing to these bits has no effect on regulator operation. These bits can be use bits external signal on SYNC from affecting the regulator.           5         EN_SYNC         1         When a valid frequency is detected on SYNC, the regulator synchronizes to it and PFM is disaled when MODE = 0, VSEL pin = LOW, and HW_nSW = 1.           Auron Sectorelia by VSEL 1. Volage transitions occur by writing to the VSEL1, then setting the Vour is programmed by the VSEL pin Vour = VSEL1 when	
6         Reserved         023.0 or DAC(5:0)         Table Table 12         Has no effect in options 00, 02, 03, 06, and defaults to 1. In option 07, it is the MSB of the 7-bit Vour.           7         EN_DCDC         0         Register Address: 01           7         EN_DCDC         0         Device in shutdown regardless of the state of the EN pin. This bit is mirrored in VSEL0. A write register restablishes the EN_DCDC value.         1^h         Device enabled when EN pin is HIGH, disabled when EN is LOW.           6         Reserved         023.0 restablishes the EN_DCDC value.         1^h         Device enabled when EN pin is HIGH, disabled when EN is LOW.           6         Reserved         023.0 restablishes the EN_DCDC value.         1^h         Device enabled when EN pin is HIGH, disabled when EN is LOW.           6         Reserved         102.5.0 restablishes the EN_DCDC value.         1^h         Device enabled when EN pin is HIGH, disabled when EN pin is HIGH, disabled value for option 07.           CONTROL1         Register Address: 02 value.         0         Value.         1^h         0^h value         1^h         0^h value           7.6         Reserved         00^h         Disables external signal on SYNC from affecting the regulator.         These bits can be use between vendors via I*C.           7.8         EN_SYNC         0         Value is regrarmed by the VSEL pin = LOW, and HW_nSWY = 1.         1^h <t< td=""><td>ite to bit 7 in either</td></t<>	ite to bit 7 in either
6         or DAC6 7         12         Vort.           5:0         DAC[5:0]         12         Poilt DAC value to set Vour. The six LSBs of the 7-bit value for option 07.           VSEL1         Register Address: 01         Pevice in shutdown regardless of the state of the EN pin. This bit is mirrored in VSEL0. A write register establishes the EN_DCDC value.           7         EN_DCDC         0         Device enabled when EN pin is HIGH, disabled when EN is LOW.           8         Reserved <sup>02:37</sup> Table         Device enabled when EN pin is HIGH, disabled when EN is LOW.           6         or DAC[5:0]         12         Fable         Source enabled when EN pin is HIGH, disabled when EN is LOW.           7:6         Reserved         10 <sup>02.55</sup> Vendor ID bits. Writing to these bits has no effect on regulator operation. These bits can be use between vendors via I°C.           5         EN_SYNC         1         When a valid frequency is detected on SYNC, ther agulator synchronizes to it and PFM is disal when MODE = 00, VSEL pin = LOW, and HW _nSW = 1.           4         HW_nSW         0         Vour is controlled by VSEL1. Voltage transitions occur by writing to the VSEL1, then setting the 1 <sup>A</sup> 3:2         MODE_CTRL         01         NPFM with automatically transitions to PWM, regardless of VSEL.           1         MODE_1         1         PFM disabled (forced PWM), regardless of VSEL.	
5:0       DAC(5:0)       B-bit DAC value to set V <sub>our</sub> . The six LSBs of the 7-bit value for option 07.         VSEL1       Register Address: 01         7       EN_DCDC       0       Device in shutdown regardless of the state of the EN pin. This bit is mirrored in VSEL0. A write register establishes the EN_DCDC value.         6       Reserved <sup>022,8</sup> or DAC6 <sup>7</sup> Table Table       Table Vour.       Table Table       Table Vour.       The six LSBs of the 7-bit value for option 07.         5:0       DAC(5:0)       12       Register Address: 02       Vour.       6-bit DAC value to set Vour. The six LSBs of the 7-bit value for option 07.         600101       Register Address: 02       Venor 1D bits. Writing to these bits has no effect on regulator operation. These bits can be use between vendors via 1°C.         5       EN_SYNC       1       When a valid frequency is detected on SYNC, the regulator synchronizes to it and PFM is disal when MODE = 00, VSEL pin = LOW, and HW_nSW = 1.         4       HW_nSW       0       Vour is controlled by VSEL1. Voltage transitions occur by writing to the VSEL1, then setting the Vour is controlled by VSEL1. Voltage transitions occur by writing to the VSEL when VSEL w	bit DAC value to set
7         EN_DCDC         0         Device in shutdown regardless of the state of the EN pin. This bit is mirrored in VSEL0. A write register establishes the EN_DCDC value.           6         Reserved <sup>0,23.6</sup> or DAG6 7         1 <sup>A</sup> Device enabled when EN pin is HGH, disabled when EN is LOW.           6         Reserved <sup>0,23.6</sup> or DAG6 7         Table 12         Table 12         Table 12         Table 12           7.6         Reserved 00 <sup>-2,5.0</sup> DOCL5:01         Table 10         Register Address: 02           7.6         Reserved 0 <sup>-0</sup> Disables external signal on SYNC from affecting the regulator operation. These bits can be use between vendors via 1 <sup>C</sup> .           5         EN_SYNC         1         When a valid frequency is detected on SYNC, the regulator synchronizes to it and PFM is disat when MODE = 00, VSEL pin = LOW, and HW_nSW = 1.           4         HW_nSW         0         Vour is controlled by VSEL 1. Voltage transitions occur by writing to the VSEL0 when VSE 00 <sup>A</sup> 0.1         NPFM with automatically transitions to PVM, regardless of VSEL.         10           1         MODE_CTRL         0 <sup>A</sup> PFM disabled (forced PVM), regardless of VSEL.           1         MODE1         0 <sup>A</sup> PFM disabled (forced PVM) when regulator output is controlled by VSEL.           1         MODE1         0 <sup>A</sup> PFM disabled (forced PVM) when regulator output is controlled by VSEL.	
7       EN_DCDC       0       register establishes the EN_DCDC value.         1 <sup>A</sup> Device enabled when EN pin is HIGH, disabled when EN is LOW.         6       Reserved <sup>0238</sup> or DAC6 7       Table 12         5:0       DAC(5:0)       12         6-bit DAC value to set V <sub>our</sub> . The six LSBs of the 7-bit value for option 07.       Has no effect in options 00, 02, 03, 06, and defaults to 1. In option 07, it is the MSB of the 7-bit V <sub>our</sub> .         CONTROL1       Register Address: 02       Page to Address: 02         7.6       Reserved       10 <sup>02.55</sup> 00 <sup>3</sup> Vendor ID bits. Writing to these bits has no effect on regulator operation. These bits can be use between vendors via I*C.         5       EN_SYNC       1       When a valid frequency is detected on SYNC, the regulator.         4       HW_nSW       0       V <sub>our</sub> is controlled by VSEL 1. Voltage transitions occur by writing to the VSEL 0 when V: Our is controlled by the VSEL pin. V <sub>our</sub> = VSEL1 when VSEL is HIGH, and VSEL0 when V: Our is controlled by the VSEL 1. Voltage transitions to PVM, regardless of VSEL.         4       HW_nSW       0       V <sub>our</sub> is programmed by the VSEL pin. V <sub>our</sub> = VSEL1 when VSEL is HIGH, and VSEL0 when V: Our is controlled by VSEL1.         3:2       MODE_CTRL       01       NPFM with automatically transitions to PVM, regardless of VSEL.         1       MODE1       0       PFM disabled (forced PVM) when regulator output is controlled by VSEL1. <td></td>	
6         Reserved <sup>0.2.3.8</sup> or DAC6 <sup>7</sup> 5:0         Table DAC6 <sup>12</sup> Has no effect in options 00, 02, 03, 06, and defaults to 1. In option 07, it is the MSB of the 7-bit Vour.           5:0         DAC(5:0)         12         6-bit DAC value to set V <sub>our</sub> . The six LSBs of the 7-bit value for option 07.           CONTROL1         Register Address: 02         Register Address: 02           7:6         Reserved         10 <sup>0.2.5.8</sup> 00 <sup>3</sup> Vendor ID bits. Writing to these bits has no effect on regulator operation. These bits can be use between vendors via 1°C.           5         EN_SYNC         0 <sup>A</sup> Disables external signal on SYNC from affecting the regulator.           4         HW_nSW         0 <sup>A</sup> Vour is controlled by VSEL1. Voltage transitions occur by writing to the VSEL1, then setting the the vour is controlled by VSEL1. Voltage transitions to PWM, regardless of VSEL.           4         HW_nSW         0         Vour is programmed by the VSEL pin. Vour = VSEL1 when VSEL is HIGH, and VSEL0 when VSEL           3:2         MODE_CTRL         01         NPFM with automatically transitions to PWM, regardless of VSEL.           1         MODE1         0 <sup>A</sup> PFM disabled (forced PWM) when regulator output is controlled by VSEL1.           1         MODE1         0 <sup>A</sup> PFM with automatic transitions to PWM when regulator output is controlled by VSEL1.           1         MODE1         0 <sup>A</sup> PFM disabled (f	ite to bit 7 in either
6         or DAC6 <sup>7</sup> Table 12         V <sub>our.</sub> 5:0         DAC(5:0)         12         Key         For DAC value to set V <sub>our.</sub> The six LSBs of the 7-bit value for option 07.           CONTROL1         The set to Desting the set of	
5:0       DAC(5:0)       G-bit DAC value to set V <sub>our</sub> . The six LSBs of the 7-bit value for option 07.         CONTROL1       Register Address: 02         7:6       Reserved       10 <sup>0.2.5</sup> Vendor ID bits. Writing to these bits has no effect on regulator operation. These bits can be use between vendors via 1 <sup>2</sup> C.         5       EN_SYNC       0 <sup>A</sup> Disables external signal on SYNC from affecting the regulator.         4       HW_nSW       0       Vour is controlled by VSEL1. Voltage transitions occur by writing to the VSEL1, then setting the Vour is programmed by the VSEL pin = LOW, and HW_nSW = 1.         3:2       MODE_CTRL       0 <sup>A</sup> Disable (forced PWM), regardless of VSEL.         1       MPFM with automatically transitions to PWM, regardless of VSEL.       10       PFM disabled (forced PWM), regardless of VSEL.         1       MODE1       0 <sup>A</sup> PFM disabled (forced PWM) when regulator output is controlled by VSEL1.         1       MODE1       0 <sup>A</sup> PFM disabled (forced PWM) when regulator output is controlled by VSEL1.         0       MODE0       0 <sup>A</sup> PFM with automatic transitions to PWM when regulator output is controlled by VSEL1.         1       MODE1       0 <sup>A</sup> PFM with automatic transitions to PWM when regulator output is controlled by VSEL1.         0       MODE0       0 <sup>A</sup> PFM with automatic transitions to PWM when regulator ou	bit DAC value to set
7:6       Reserved       10 <sup>0.2,5,6</sup> Vendor ID bits. Writing to these bits has no effect on regulator operation. These bits can be use between vendors via I <sup>2</sup> C.         5       EN_SYNC       0 <sup>A</sup> Disables external signal on SYNC from affecting the regulator.         4       HW_nSW       0       Vour is controlled by VSEL1 pin = LOW, and HW_nSW = 1.         4       HW_nSW       0       Vour is controlled by VSEL1. Voltage transitions occur by writing to the VSEL1, then setting the Vour is controlled by VSEL1. Voltage transitions occur by writing to the VSEL1, then setting the Vour is controlled by VSEL1. Voltage transitions occur by writing to the VSEL1, then setting the Vour is controlled by VSEL1. Vour = VSEL1 when VSEL is HIGH, and VSEL0 when VSEL 00 <sup>A</sup> 3:2       MODE_CTRL       01       NPFM with automatically transitions to PWM, regardless of VSEL.         1       MODE1       0       PFM disabled (forced PWM)) regardless of VSEL.         1       MODE1       0 <sup>A</sup> PFM disabled (forced PWM) when regulator output is controlled by VSEL1.         0       MODE0       0 <sup>A</sup> PFM disabled (forced PWM) when regulator output is controlled by VSEL1.         1       MODE1       1       NPFM with automatic transitions to PWM when VSEL is LOW. Changing this bit has no effect of the regulator.         0       MODE0       0 <sup>A</sup> This bit has no effect when HW_nSW = 1. At the end of a Vour transition, this bit is reset to 0.         1	
7:6       Reserved       003       between vendors via I <sup>2</sup> C.         5       EN_SYNC       1       When a valid frequency is detected on SYNC, from affecting the regulator synchronizes to it and PFM is disat when MODE = 00, VSEL pin = LOW, and HW_nSW = 1.         4       HW_nSW       0       Vour is controlled by VSEL1. Voltage transitions occur by writing to the VSEL1, then setting the 1 <sup>A</sup> 3:2       MODE_CTRL       00 <sup>A</sup> Operation follows MODE0, MODE1.         1       When a valid frequency is detected on SYNC, in gardless of VSEL.       10         10       PFM disabled (forced PWM), regardless of VSEL.       10         11       EPFM (Fsw(mw) = 25kH2) with automatically transitions to PWM, regardless of VSEL.       11         1       MODE1       0 <sup>A</sup> PFM disabled (forced PWM) when regulator output is controlled by VSEL1.         0       MODE0       0 <sup>A</sup> PFM disabled (forced PWM) when regulator output is controlled by VSEL1.         0       MODE0       0 <sup>A</sup> NPFM with automatic transitions to PWM when VSEL is LOW. Changing this bit has no effect of the regulator.         7       GO       0 <sup>A</sup> This bit has no effect when HW_nSW = 1. At the end of a Vour transition, this bit is reset to 0.         1       Starts a Vour transition if HW_nSW = 0.       1       1         6       OUTPUT       0 <sup>A</sup> When the	
5       EN_SYNC       1       When a valid frequency is detected on SYNC, the regulator synchronizes to it and PFM is disal when MODE = 00, VSEL pin = LOW, and HW_nSW = 1.         4       HW_nSW       0       Vour is controlled by VSEL1. Voltage transitions occur by writing to the VSEL1, then setting the Vour is programmed by the VSEL pin. Vour = VSEL1 when VSEL is HIGH, and VSEL0 when VSEL         3:2       MODE_CTRL       00 <sup>A</sup> Operation follows MODE0, MODE1.         1       EPFM disabled (forced PWM), regardless of VSEL.       10       PFM disabled (forced PWM), regardless of VSEL.         1       EPFM (F <sub>SW(MIN)</sub> = 25kHz) with automatically transitions to PWM, regardless of VSEL.       11       EPFM (F <sub>SW(MIN)</sub> = 25kHz) with automatically transitions to PWM, regardless of VSEL.         1       MODE1       0 <sup>A</sup> PFM disabled (forced PWM) when regulator output is controlled by VSEL1.         0       MODE0       0 <sup>A</sup> NPFM with automatic transitions to PWM when regulator output is controlled by VSEL1.         0       MODE0       0 <sup>A</sup> NPFM with automatic transitions to PWM when VSEL is LOW. Changing this bit has no effect of of the regulator.         CONTROL2       Register Address: 03       03       1       Starts a Vour transition if HW_nSW = 1. At the end of a Vour transition, this bit is reset to 0.         6       OUTPUT	used to distinguish
1       when MODE = 00, VSÉL pin = LOW, and HW_nSW = 1.         4       HW_nSW       0 $V_{OUT}$ is controlled by VSEL1. Voltage transitions occur by writing to the VSEL1, then setting the Vout is programmed by the VSEL pin. $V_{OUT}$ = VSEL1 when VSEL is HIGH, and VSEL0 when VSEL         3:2       MODE_CTRL       01       NPFM with automatically transitions to PWM, regardless of VSEL.         1       EPFM (F <sub>SW(MIN)</sub> = 25kH2) with automatically transitions to PWM, regardless of VSEL.       11         1       MODE1       0^A       PFM disabled (forced PWM) when regulator output is controlled by VSEL1.         1       MODE1       0^A       PFM disabled (forced PWM) when regulator output is controlled by VSEL1.         0       MODE1       0^A       PFM disabled (forced PWM) when regulator output is controlled by VSEL1.         0       MODE1       0^A       NPFM with automatic transitions to PWM when regulator output is controlled by VSEL1.         0       MODE0       0^A       NPFM with automatic transitions to PWM when VSEL is LOW. Changing this bit has no effect of of the regulator.         CONTROL2       Register Address: 03       01       Starts a V <sub>OUT</sub> transition if HW_nSW = 1. At the end of a V <sub>OUT</sub> transition, this bit is reset to 0.         6       OUTPUT	
4       HW_INSW       1 <sup>A</sup> $V_{OUT}$ is programmed by the VSEL pin. $V_{OUT}$ = VSEL1 when VSEL is HIGH, and VSEL0 when VSEL         3:2       MODE_CTRL       00 <sup>A</sup> Operation follows MODE0, MODE1.         10       PFM with automatically transitions to PWM, regardless of VSEL.         11       EPFM (Fsw(mn) = 25kHz) with automatically transitions to PWM, regardless of VSEL.         1       MODE1       0 <sup>A</sup> PFM disabled (forced PWM) when regulator output is controlled by VSEL1.         0       MODE1       1       NPFM with automatic transitions to PWM when regulator output is controlled by VSEL1.         0       MODE0       0 <sup>A</sup> NPFM with automatic transitions to PWM when regulator output is controlled by VSEL1.         0       MODE0       0 <sup>A</sup> NPFM with automatic transitions to PWM when VSEL is LOW. Changing this bit has no effect of of the regulator.         0       MODE0       0 <sup>A</sup> This bit has no effect when HW_nSW = 1. At the end of a V <sub>OUT</sub> transition, this bit is reset to 0.         1       Starts a V <sub>OUT</sub> transition if HW_nSW = 0.       0         6       OUTPUT_       0 <sup>A</sup> When the regulator is disabled, V <sub>OUT</sub> is not discharged.         1       When the regulator is disabled, V <sub>OUT</sub> is not discharged.       0         5       PWROK (read only)       V <sub>OUT</sub> is no tin regulation or is in current limit.       0	sabled, except
3:2       MODE_CTRL       0^A       Operation follows MODE0, MODE1.         3:2       MODE_CTRL       01       NPFM with automatically transitions to PWM, regardless of VSEL.         1       PFM disabled (forced PWM), regardless of VSEL.       11       EPFM (F <sub>SW(MN)</sub> = 25kHz) with automatically transitions to PWM, regardless of VSEL.         1       MODE1       0^A       PFM disabled (forced PWM) when regulator output is controlled by VSEL1.         1       MODE0       0^A       NPFM with automatic transitions to PWM when regulator output is controlled by VSEL1.         0       MODE0       0^A       NPFM with automatic transitions to PWM when regulator output is controlled by VSEL1.         0       MODE0       0^A       NPFM with automatic transitions to PWM when regulator output is controlled by VSEL1.         0       MODE0       0^A       NPFM with automatic transitions to PWM when regulator output is controlled by VSEL1.         0       MODE0       0^A       NPFM with automatic transitions to PWM when VSEL is LOW. Changing this bit has no effect of of the regulator.         CONTROL2       Register Address: 03       03         7       GO       1       Starts a V <sub>OUT</sub> transition if HW_nSW = 1. At the end of a V <sub>OUT</sub> transition, this bit is reset to 0.         6       OUTPUT	
3:2       MODE_CTRL       01       NPFM with automatically transitions to PWM, regardless of VSEL.         10       PFM disabled (forced PWM), regardless of VSEL.         11       EPFM (F <sub>SW(MIN)</sub> ) = 25kHz) with automatically transitions to PWM, regardless of VSEL.         1       MODE1       0 <sup>A</sup> PFM disabled (forced PWM) when regulator output is controlled by VSEL1.         0       MODE0       0 <sup>A</sup> PFM with automatic transitions to PWM when regulator output is controlled by VSEL1.         0       MODE0       0 <sup>A</sup> NPFM with automatic transitions to PWM when VSEL is LOW. Changing this bit has no effect of the regulator.         CONTROL2       Register Address: 03         7       GO       0 <sup>A</sup> This bit has no effect when HW_nSW = 1. At the end of a V <sub>out</sub> transition, this bit is reset to 0.         6       OUTPUT       0 <sup>A</sup> When the regulator is disabled, V <sub>out</sub> is not discharged.         0       UTPUT_DA       0 <sup>A</sup> When the regulator is disabled, V <sub>out</sub> discharges through an internal pull-down.         5       PWROK (read only)       1       V <sub>out</sub> is not in regulation.       0         10       f <sub>Sw</sub> = f <sub>SYNC</sub> when synchronization is enabled.       1       f <sub>Sw</sub> = f <sub>SYNC</sub> when synchronization is enabled.         4:3       PLL_MULT       01       f <sub>Sw</sub> = 3 X f <sub>SyNC</sub> when synchronization is enabled.       10	VSEL is LOW.
3:2       MODE_CTRL       10       PFM disabled (forced PWM), regardless of VSEL.         1       EPFM (F <sub>SW(MIN)</sub> = 25kHz) with automatically transitions to PWM, regardless of VSEL.         1       MODE1       0 <sup>A</sup> PFM disabled (forced PWM) when regulator output is controlled by VSEL1.         0       MODE0       0 <sup>A</sup> NPFM with automatic transitions to PWM when regulator output is controlled by VSEL1.         0       MODE0       0 <sup>A</sup> NPFM with automatic transitions to PWM when VSEL is LOW. Changing this bit has no effect of the regulator.         CONTROL2       Register Address: 03         7       GO       0 <sup>A</sup> This bit has no effect when HW_nSW = 1. At the end of a V <sub>out</sub> transition, this bit is reset to 0.         6       OUTPUT	
11       EPFM (F <sub>SW(MIN</sub> ) = 25kHz) with automatically transitions to PWM, regardless of VSEL.         1       MODE1       0 <sup>A</sup> PFM disabled (forced PWM) when regulator output is controlled by VSEL1.         0       MODE0       0 <sup>A</sup> NPFM with automatic transitions to PWM when regulator output is controlled by VSEL1.         0       MODE0       0 <sup>A</sup> NPFM with automatic transitions to PWM when VSEL is LOW. Changing this bit has no effect of the regulator.         CONTROL2       Register Address: 03         7       GO       0 <sup>A</sup> This bit has no effect when HW_nSW = 1. At the end of a V <sub>OUT</sub> transition, this bit is reset to 0.         6       OUTPUT_DISCHARGE       0 <sup>A</sup> When the regulator is disabled, V <sub>OUT</sub> is not discharged.         5       PWROK (read only)       Vout is not in regulation or is in current limit.         6       OUTPUT_OO <sup>A</sup> Vout is not in regulation.         6       OVAT       1       Vout is not in regulation.         6       OVAT       1       Vout is not in regulation.         7       GO       1       Starts a Vout is not in regulation.         6       OUTPUT_OIT is not in regulation.       0         7       00 <sup>A</sup> f <sub>SW</sub> = f <sub>SYNC</sub> when synchronization is enabled.         10       f <sub>SW</sub> = 2 X f <sub>SYNC</sub> when synchronization is enabled. </td <td></td>	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
1MODE11NPFM with automatic transitions to PWM when regulator output is controlled by VSEL1.0MODE0 $0^{A}$ NPFM with automatic transitions to PWM when VSEL is LOW. Changing this bit has no effect of of the regulator.CONTROL2Register Address: 037GO $0^{A}$ This bit has no effect when HW_nSW = 1. At the end of a V <sub>OUT</sub> transition, this bit is reset to 0.1Starts a V <sub>OUT</sub> transition if HW_nSW = 0.6OUTPUT_ $0^{A}$ When the regulator is disabled, V <sub>OUT</sub> is not discharged.5PWROK0V <sub>OUT</sub> is not in regulation or is in current limit.5PWROK0V <sub>OUT</sub> is not in regulation.00^{A}fsw = fsyNC when synchronization is enabled.4:3PLL_MULT01fsw = 2 X fsyNC when synchronization is enabled.11fsw = 4 X fsyNC when synchronization is enabled.000V <sub>OUT</sub> slews at 0.15mV/µs during positive V <sub>OUT</sub> transitions.	
0       MODE0 $0^{A}$ NPFM with automatic transitions to PWM when VSEL is LOW. Changing this bit has no effect of the regulator.         CONTROL2       Register Address: 03         7       GO $0^{A}$ This bit has no effect when HW_nSW = 1. At the end of a V <sub>ouT</sub> transition, this bit is reset to 0.         6       OUTPUT_DISCHARGE $0^{A}$ When the regulator is disabled, V <sub>ouT</sub> is not discharged.         5       PWROK (read only) $0^{A}$ Vout is not in regulation or is in current limit.         4:3       PLL_MULT $00^{A}$ fsw = fsync when synchronization is enabled.         10       fsw = 3 X fsync when synchronization is enabled. $10$ fsw = 3 X fsync when synchronization is enabled.         11       fsw = 4 X fsync when synchronization is enabled. $000$ $V_{out}$ slews at $0.15 \text{mV}/\mu$ s during positive $V_{out}$ transitions.	
0       MODE0       1       of the regulator.         CONTROL2       Register Address: 03         7       GO       0 <sup>A</sup> This bit has no effect when HW_nSW = 1. At the end of a V <sub>OUT</sub> transition, this bit is reset to 0.         6       OUTPUT_DISCHARGE       0 <sup>A</sup> When the regulator is disabled, V <sub>OUT</sub> is not discharged.         6       OUTPUT_DISCHARGE       1       When the regulator is disabled, V <sub>OUT</sub> discharges through an internal pull-down.         5       PWROK (read only)       0       V <sub>out</sub> is not in regulation or is in current limit.         4:3       PLL_MULT       00 <sup>A</sup> fsw = fsync when synchronization is enabled.         10       fsw = 2 X fsync when synchronization is enabled.       1         11       fsw = 3 X fsync when synchronization is enabled.         11       fsw = 4 X fsync when synchronization is enabled.         000       V <sub>out</sub> slews at 0.15mV/µs during positive V <sub>out</sub> transitions.	et on the operation
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	
7       GO $0^A$ This bit has no effect when HW_nSW = 1. At the end of a V <sub>OUT</sub> transition, this bit is reset to 0.         6       0UTPUT_DISCHARGE       0       Number of the regulator is disabled, V <sub>OUT</sub> is not discharged.         5       PWROK (read only)       0       V <sub>OUT</sub> is not in regulation.         4:3       PLL_MULT $00^A$ fsw = fsync when synchronization is enabled.         10       fsw = 3 X fsync when synchronization is enabled.         11       fsw = 4 X fsync when synchronization is enabled.         11       fsw = 4 X fsync when synchronization is enabled.         000       V <sub>OUT</sub> slews at 0.15mV/µs during positive V <sub>OUT</sub> transitions.	
7       GO       1       Starts a V <sub>OUT</sub> transition if HW_nSW = 0.         6       OUTPUT_DISCHARGE       0 <sup>A</sup> When the regulator is disabled, V <sub>OUT</sub> is not discharged.         5       PWROK (read only)       0       V <sub>OUT</sub> is not in regulation or is in current limit.         4:3       PLL_MULT       00 <sup>A</sup> fsw = fsync when synchronization is enabled.         10       fsw = 3 X fsync when synchronization is enabled.       000       V <sub>out</sub> slews at 0.15mV/µs during positive V <sub>out</sub> transitions.	).
DISCHARGE       1       When the regulator is disabled, $V_{OUT}$ discharges through an internal pull-down.         5       PWROK (read only)       0 $V_{OUT}$ is not in regulation or is in current limit.         4:3       PLL_MULT       00 <sup>A</sup> $f_{SW} = f_{SYNC}$ when synchronization is enabled.         10 $f_{SW} = 3 X f_{SYNC}$ when synchronization is enabled.         11 $f_{SW} = 4 X f_{SYNC}$ when synchronization is enabled.         11 $f_{SW} = 4 X f_{SYNC}$ when synchronization is enabled.         11 $f_{SW} = 4 X f_{SYNC}$ when synchronization is enabled.         000 $V_{OUT}$ slews at 0.15mV/µs during positive $V_{OUT}$ transitions.	
$ \begin{array}{c c} 5 & (read only) & 1 & V_{OUT} \text{ is in regulation.} \\ \hline \\ 4:3 & \text{PLL}\_\text{MULT} & \begin{array}{c} 00^{\text{A}} & f_{\text{SW}} = f_{\text{SYNC}} \text{ when synchronization is enabled.} \\ \hline \\ 01 & f_{\text{SW}} = 2 \text{ X } f_{\text{SYNC}} \text{ when synchronization is enabled.} \\ \hline \\ 10 & f_{\text{SW}} = 3 \text{ X } f_{\text{SYNC}} \text{ when synchronization is enabled.} \\ \hline \\ 11 & f_{\text{SW}} = 4 \text{ X } f_{\text{SYNC}} \text{ when synchronization is enabled.} \\ \hline \\ 000 & V_{\text{OUT}} \text{ slews at } 0.15 \text{mV}/\mu \text{s during positive } V_{\text{OUT}} \text{ transitions.} \\ \end{array} $	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
4:3       PLL_MULT       01 $f_{SW} = 2 X f_{SYNC}$ when synchronization is enabled.         10 $f_{SW} = 3 X f_{SYNC}$ when synchronization is enabled.         11 $f_{SW} = 4 X f_{SYNC}$ when synchronization is enabled.         000 $V_{OUT}$ slews at 0.15mV/µs during positive $V_{OUT}$ transitions.	
4.3       PLL_MOLT       10 $f_{SW} = 3 \times f_{SYNC}$ when synchronization is enabled.         11 $f_{SW} = 4 \times f_{SYNC}$ when synchronization is enabled.         000 $V_{OUT}$ slews at 0.15mV/µs during positive $V_{OUT}$ transitions.	
11 $f_{SW} = 4 \times f_{SYNC}$ when synchronization is enabled.         000 $V_{OUT}$ slews at 0.15mV/µs during positive $V_{OUT}$ transitions.	
000 V <sub>OUT</sub> slews at 0.15mV/μs during positive V <sub>OUT</sub> transitions.	
001     V <sub>OUT</sub> slews at 0.30mV/µs during positive V <sub>OUT</sub> transitions.       010     V <sub>OUT</sub> slews at 0.60mV/µs during positive V <sub>OUT</sub> transitions.	
1.001	
2:0 DEFSLEW	
$\frac{100  V_{OUT} \text{ slews at } 2.40 \text{mV}/\mu \text{s during positive } V_{OUT} \text{ transitions.}}{101  V_{out} \text{ slews at } 4.80 \text{mV}/\mu \text{s during positive } V_{out} \text{ transitions.}}$	
101     V <sub>OUT</sub> slews at 4.80mV/µs during positive V <sub>OUT</sub> transitions.       110     V <sub>OUT</sub> slews at 9.60mV/µs during positive V <sub>OUT</sub> transitions.	
110 $V_{OUT}$ slews at 9.60mV/µs during positive $V_{OUT}$ transitions.111 <sup>A</sup> Positive $V_{OUT}$ transitions use single-step mode (see Figure 37).	



Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <u>http://www.fairchildsemi.com/packaging/</u>





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACEX® Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™ Current Transfer Logic™ EcoSPARK<sup>®</sup> EfficentMax™ EZSWITCH™ Fairchild® Fairchild Semiconductor® FACT\_Quiet Series™ FACT®

FPS™ E-PES™ FRFET® Global Power Resource<sup>su</sup> Green FPS™ Green FPS™e-Series™ GTO™ IntelliMAX™ **ISOPLANAR™** MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™ OPTOLOGIC<sup>®</sup> OPTOPLANAR®

PDP SPM™ Power-SPM™ PowerTrench® Programmable Active Droop™ QFET QS™ Quiet Series™ RapidConfigure™ Saving our world, 1mW at a time™ Sm artMax ™ SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS™ SvncFET™ 

The Power Franchise® pwer TinyBoost™ TinyBuck™ TinyLogic® TINYOPTO™ TinyPower™ TinyPWM™

TinyWire™ µSerDes™  $\mu_{\scriptscriptstyle{\mathsf{Ser}}}$ LIHC Ultra FRFET™ UniFET™ VСХ™ VisualMax™

\* EZSWITCH™ and FlashWriter<sup>®</sup> are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAST®

FastvCore™

FlashWriter®\*

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
- device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.