

HD26LS31

Quadruple Differential Line Drivers With 3 State Outputs

REJ03D0294-0200Z
 (Previous ADE-205-576 (Z))
 Rev.2.00
 Jul.16.2004

Description


The HD26LS31 features quadruple differential line drivers which satisfy the requirements of EIA standard RS-422A. This device is designed to provide differential signals with high current capability on bus lines. The circuit provides enable input to control all four drivers. The output circuit has active pull up and pull down and is capable of sinking or sourcing 40 mA.

Features


- Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD26LS31P	DILP-16 pin	DP-16E, -16FV	P	—

Logic Diagram



Pin Arrangement



Function Table

Input A	Enables		Outputs	
	G	\bar{G}	Y	Z
H	H	X	H	L
L	H	X	L	H
H	X	L	H	L
L	X	L	L	H
X	L	H	Z	Z

- H : High level
- L : Low level
- X : Irrelevant
- Z : High impedance (Off)

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply Voltage	V_{CC}	7.0	V
Input Voltage	V_{IN}	7.0	V
Output Voltage	V_{OUT}	5.5	V
Power Dissipation	P_T	1	W
Storage Temperature Range	T_{opr}	0 to +70	°C
Lead Temperature Range	T_{stg}	-65 to +150	°C

Note: 1. The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

Recommended Operating Conditions

Item	Symbol	Min	Typ	Max	Unit	Application Terminal
Supply Voltage	V_{CC}	4.75	5.0	5.25	V	V_{CC}
Output Current	I_{OH}	—	—	-40	mA	All Output
Output Current	I_{OL}	—	—	40	mA	All Output
Operating Temperature	T_{opr}	0	25	70	—	—

Electrical Characteristics (Ta = 0 to +70°C)

Item	Symbol	Min	Typ*1	Max	Unit	Application Terminal	Conditions
Input Voltage	V _{IH}	2.0	—	—	V	All Inputs	V _{CC} = 4.75 V, I _I = -18 mA
	V _{IL}	—	—	0.8			
Input Clamp Voltage	V _{IK}	—	—	-1.5			
Output Voltage	V _{OH}	2.5	—	—		All Outputs	
	V _{OH}	—	—	2.4			
	V _{OL}	—	—	0.5			
Output Current	I _{OZL}	—	—	-20	mA		V _{CC} = 5.25 V V _O = 0.5 V
	I _{OZH}	—	—	20			
Input Current	I _I	—	—	0.1	mA	All Inputs	V _{CC} = 5.25 V V _I = 7 V V _I = 2.7 V V _I = 0.4 V
	I _{IH}	—	—	20			
	I _{IL}	—	—	-0.36			
Short Circuit Output Current	I _{OS} *2	-30	—	-150		All Outputs	V _{CC} = 5.25 V
Supply Current	I _{CC}	—	32	80		V _{CC}	V _{CC} = 5.25 V


Notes: 1. All typical values are at V_{CC} = 5 V, Ta = 25°C

2. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


Switching Characteristics (V_{CC} = 5 V, Ta = 25°C)

Item	Symbol	Min	Typ	Max	Unit	Application terminal	Test circuit	Conditions
Propagation Delay Time	t _{PLH}	—	14	20	ns	All Outputs	1	CL = 30 pF
	t _{PHL}	—	14	20				
Output Enable Time	t _{ZH}	—	25	40	ns		2	C _L = 30 pF, R _L ⊕ 75
	t _{ZL}	—	37	45			3	C _L = 30 pF, R _L ⊕ 180
Output Disable Time	t _{HZ}	—	21	30	ns		2	C _L = 10 pF
	t _{LZ}	—	23	35			3	C _L = 10 pF
Complementary Output To Output	Skew	—	1	6	ns		1	C _L = 30 pF


Test Circuit 1




Waveforms




Test Circuit 2




Waveforms



Test Circuit 3



Waveforms



HD26LS31 Line Driver Applications

The HD26LS31 is a line driver that meets the EIA RS-422A conditions, and has been designed to supply a high current for differential signals to a bus line. Its features are listed below.

- Operates on a single 5 V power supply.
- High output impedance when power is off
- Three-state output
- On-chip current limiter circuit
- Sink current and source current both 40 mA

A block diagram is shown in figure 1. The enable function is common to all four drivers, and either active-high or active-low can be selected.

The output section consists of two output stages (the Y side and Z side), each of which has the same sink current and source current capacity.

Input is TTL compatible, and an output current limiter circuit is built into the output stage as shown in figure 2.




Figure 1 HD26LS31 Block Diagram

The output current limiter circuit consists of transistor Q_1 and resistance R_1 , and operates when the voltage drop on both sides of R_1 reaches approximately 0.7 V. At this time the current, i , is as follows:

$$i = 0.7 \text{ (V)} / 9 \text{ (\Omega)} \approx 78 \text{ (mA)}$$

When a current greater than this flows, Q_1 is turned on, the Q_2 base current flows to the output side, and the flow of an excessively large output current is prevented.

However, since this type of current limiter circuit has the characteristics shown in figure 3, the output stage power dissipation is large.

Therefore, when the output is shorted, this should be limited to a maximum of one second for one pin only.

The I_{OL} vs. V_{OL} characteristic for low-level output is shown in figure 4.

An example of termination resistance connection when the HD26LS31 is used as a balanced differential type driver is shown.




Figure 2 Output Stage Circuit Configuration

When termination resistance R_T is connected between the two transmission lines, as shown in figure 7 the current path situation is that current I_{OH} on the side outputting a high level (in this case, the Y output) flows to the side outputting a low level (in this case, the Z output) via R_T , with the result that the low level rise is large.

If termination resistance R_T is dropped to GND on both transmit lines, as shown in figure 5 the current path situation is that the current that flows into the side outputting a low level (in this case, the Z output) is only the input bias current from the receiver. As this input bias current is small compared with the signal current, it has almost no effect on the differential input signal at the receiver end.

Figure 6 shows the output voltage characteristics when termination resistance R_T is varied.

Also, when used in a party line system, etc., the low level rises further due to the receiver input bias current, so that it is probably advisable to drop the termination resistance to GND.

However, the fact that it is possible to make the value of R_T equal to the characteristic impedance of the transmission line offers the advantage of being able to hold the power dissipation on the side outputting a high level to a lower level than in the above case.

Consequently, the appropriate use must be decided according to the actual operating conditions (transmission line characteristics, transmission distance, whether a party line is used, etc.).

Figure 8 shows the output voltage characteristics when termination resistance R_T is varied.




Figure 3 I_{OH} vs. V_{OH} Characteristics




Figure 4 I_{OL} vs. V_{OL} Characteristics




Figure 5 Example of Driver Use-1




Figure 6 Termination Resistance vs. Output Voltage Characteristics




Figure 7 Example of Driver Use-2

A feature of termination implemented as shown in figure 9 is that power dissipation is low when the duty of the transmitted signal is high.

However, care is required, since if R_T is sufficiently small, when the output on the pulled-up side goes low, since the inverter transistor (Q_4 in figure 2) has no protection circuit, and so a large current will flow and the output low level will rise.

Figure 10 shows the output voltage characteristics when termination resistance R_T is varied.

With the method of using the driver described above, if termination resistance R_T becomes sufficiently small, the region within which the output current limiter circuit operates will be entered, as can be seen from the I_{OH} vs. V_{OH} characteristics shown in figure 3. In this region, the output stage power dissipation is large and the output voltage changes abruptly. A measure such as insertion of a capacitor in series with the termination resistance is therefore necessary. Consequently, when selecting the transmission line, the circuit termination resistance to be used requires careful consideration.




Figure 8 Termination Resistance vs. Output Voltage Characteristics




Figure 9 Example of Driver Use-3







Figure 10 Termination Resistance vs. Output Voltage Characteristic




Package Dimensions

As of January, 2003
Unit: mm



Package Code	DP-16E
JEDEC	Conforms
JEITA	Conforms
Mass (reference value)	1.05 g

Unit: mm



*Ni/Pd/AU Plating

Package Code	DP-16FV
JEDEC	Conforms
JEITA	Conforms
Mass (reference value)	1.05 g

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
-



RENESAS SALES OFFICES

<http://www.renesas.com>

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH

Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.

7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.

FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.

26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001