


Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	600	600				
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = 10 V	1.2				
Q _g (Max.) (nC)	60					
Q _{gs} (nC)	8.3					
Q _{gd} (nC)	30					
Configuration	Single					



FEATURES

- Dynamic dV/dt Rating
- · Repetitive Avalanche Rated
- · Fast Switching
- · Ease of Paralleling
- Simple Drive Requirements
- Lead (Pb)-free Available



DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

ORDERING INFORMATION	
Package	TO-220
Lead (Pb)-free	IRFBC40PbF
Leau (FD)-liee	SiHFBC40-E3
SnPb	IRFBC40
SILD	SiHFBC40

PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V_{DS}	600	V	
Gate-Source Voltage			V_{GS}	± 20	v	
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C		6.2	А	
		T _C = 100 °C	I _D	3.9		
Pulsed Drain Current ^a			I _{DM}	25	1	
Linear Derating Factor				1.0	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	570	mJ	
Repetitive Avalanche Currenta			I _{AR}	6.2	А	
Repetitive Avalanche Energy ^a			E _{AR}	13	mJ	
Maximum Power Dissipation	T _C = 25 °C		P_{D}	125	W	
Peak Diode Recovery dV/dt ^c			dV/dt	3.0	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	00	
Soldering Recommendations (Peak Temperature)	for	10 s		300 ^d	°C	
Mounting Torque	6 20 or N	6-32 or M3 screw		10	lbf ⋅ in	
	0-32 OF IVIS SCIEW			1.1	N · m	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. $V_{DD} = 50 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 27 mH, $R_G = 25 \Omega$, $I_{AS} = 6.2 \text{ A}$ (see fig. 12).
- c. $I_{SD} \le 6.2$ A, $dI/dt \le 80$ A/ μ s, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C.
- d. 1.6 mm from case.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRFBC40, SiHFBC40

Vishay Siliconix




THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	62		
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.50	-	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.0		

PARAMETER	SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0	600	-	-	٧	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	Reference to 25 °C, I _D = 1 mA		0.7	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = \	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$		-	4.0	٧
Gate-Source Leakage	I _{GSS}	Vo	V _{GS} = ± 20 V		-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 600 V, V _{GS} = 0 V		-	-	100	μΑ
		$V_{DS} = 480 \text{ V}, \text{ V}$	V _{DS} = 480 V, V _{GS} = 0 V, T _J = 125 °C		-	500	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	$I_D = 3.7A^b$	ī	-	1.2	Ω
Forward Transconductance	9 _{fs}	V _{DS} = 100 V, I _D = 3.7 A ^b		4.7	-	-	S
Dynamic							
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ $f = 1.0 \text{ MHz}, \text{ see fig. 5}$		ı	1300	-	pF
Output Capacitance	C _{oss}			ī	160	-	
Reverse Transfer Capacitance	C_{rss}			ī	30	-	
Total Gate Charge	Q_g	$V_{GS} = 10 \text{ V}$ $I_D = 6.2 \text{ A}, V_{DS} = 360 \text{ V},$ see fig. 6 and 13 ^b		ı	-	60	
Gate-Source Charge	Q_{gs}		-	-	8.3	nC	
Gate-Drain Charge	Q_{gd}		see lig. 6 and 13°	-	-	30]
Turn-On Delay Time	t _{d(on)}	$V_{DD} = 300 \text{ V}, I_D = 6.2 \text{ A},$ $R_G = 9.1 \ \Omega, R_D = 47 \ \Omega, \text{ see fig. } 10^b$		-	13	-	- ns
Rise Time	t _r			-	18	-	
Turn-Off Delay Time	t _{d(off)}			-	55	-	
Fall Time	t _f			ı	20	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	ml l
Internal Source Inductance	L _S			-	7.5	-	- nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	6.2	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	25	А
Body Diode Voltage	V _{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = 6.2 \text{A}, V_{GS} = 0 \text{V}^{\text{b}}$		-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 ^{\circ}\text{C}, I_F = 6.2 \text{A}, \text{dI/dt} = 100 \text{A/}\mu\text{s}^b$		-	450	940	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	3.8	7.9	μC
Forward Turn-On Time	t _{on}	Intrinsic turn	n-on is dominated by L_S and L_D)				


Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Pulse width \leq 300 μs ; duty cycle \leq 2 %.





TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



V_{DS}, Drain-to-Source Voltage (volts)
Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics, $T_C = 150$ °C




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage





Fig. 8 - Maximum Safe Operating Area








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit





* $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91115.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com