

# M66282FP

# 8192 × 8-Bit Line Memory

REJ03F0255-0200 Rev.2.00 Sep 14, 2007

#### **Description**

The M66282FP is high speed line memory that uses high performance silicon gate CMOS process technology and adopts the FIFO (First In First Out) structure consisting of  $8192 \text{ words} \times 8 \text{ bits}$ .

The M66282FP, performing reading and writing operations at different cycles independently and asynchronously, is optimal for buffer memory to be used between equipment of different data processing speeds.

#### **Features**

Memory configuration: 8192 words × 8 bits (dynamic memory)

High speed cycle: 25 ns (Min)
High speed access: 18 ns (Max)
Output hold: 3 ns (Min)

Reading and writing operations can be completely carried out independently and asynchronously

• Variable length delay bit


• Input/output: TTL direct connection allowable

• Output: 3 states


### **Application**

Digital copying machine, laser beam printer, high speed facsimile, etc.

### **Block Diagram**



### **Pin Arrangement**



### **Absolute Maximum Ratings**

(Ta = 0 to  $70^{\circ}$ C, unless otherwise noted)

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V <sub>CC</sub>	−0.3 to +4.6	V	Value based on the GND pin
Input voltage	VI	$-0.3$ to $V_{CC} + 0.3$	V	
Output voltage	Vo	$-0.3$ to $V_{CC} + 0.3$	V	
Power dissipation	Pd	300	mW	
Storage temperature	Tstg	-55 to 150	°C	

#### **Recommended Operating Conditions**

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>CC</sub>	2.7	3.15	3.6	V
Supply voltage	GND	_	0	_	V
Operating temperature	Topr	0	_	70	°C

#### **Electrical Characteristics**

(Ta = 0 to 70°C,  $V_{CC}$  = 2.7 to 3.6 V, GND = 0 V, unless otherwise noted)

Item	Symbol	Min	Тур	Max	Unit	To	est Conditions
High-level input voltage	V <sub>IH</sub>	2.0	_	_	V		
Low-level input voltage	V <sub>IL</sub>	_	_	0.8	V		
High-level output voltage	V <sub>OH</sub>	V <sub>CC</sub> - 0.4	_	_	V	$I_{OH} = -4 \text{ m}$	A
Low-level output voltage	V <sub>OL</sub>	_		0.4	V	$I_{OL} = 4 \text{ mA}$	
High-level input current	Іін	_	_	1.0	μА	V <sub>I</sub> = V <sub>CC</sub>	WEB, WRESB, WCK, REB, RRESB, RCK, D0 to D7
Low-level input current	I <sub>IL</sub>	_	_	-1.0	μА	V <sub>I</sub> = GND	WEB, WRESB, WCK, REB, RRESB, RCK, D0 to D7
Off-state high-level output current	l <sub>ozh</sub>	_	_	5.0	μΑ	Vo = V <sub>CC</sub>	
Off-state low-level output current	l <sub>OZL</sub>	_		-5.0	μΑ	Vo = GND	
Average supply current during operation	Icc	_	_	70	mA	$V_I = V_{CC}$ , GND, Output open $t_{WCK}$ , $t_{RCK} = 25$ ns	
Input capacitance	Cı	_	_	10	pF	f = 1 MHz	
Off-time output capacitance	Co	_	_	15	pF	f = 1 MHz	

#### **Function**

When write enable input WEB is set to "L", the contents of data inputs D0 to D7 are read in synchronization with a rising edge of write clock input WCK to perform writing operation. When this is the case, the write address counter is also incremented simultaneously.

When WEB is set to "H", the writing operation is inhibited and the write address counter stops.

When write reset input WRESB is set to "L", the write address counter is initialized.

When read enable input REB is set to "L", the contents of memory are output to data outputs Q0 to Q7 in synchronization with a rising edge of read clock input RCK to perform reading operation. When this is the case, the read address counter is incremented simultaneously.

When REB is set to "H", the reading operation is inhibited and the read address counter stops. The outputs are placed in a high impedance state.

When read reset input RRESB is set to "L", the read address counter is initialized.



# **Switching Characteristics**

(Ta = 0 to 70°C,  $V_{CC}$  = 2.7 to 3.6 V, GND = 0 V, unless otherwise noted)

Item	Symbol	Min	Тур	Max	Unit
Access time	t <sub>AC</sub>		_	18	ns
Output hold time	t <sub>OH</sub>	3	_		ns
Output enable time	t <sub>OEN</sub>	3	_	18	ns
Output disable time	todis	3	—	18	ns

# **Timing Requirements**


(Ta = 0 to 70°C,  $V_{CC}$  = 2.7 to 3.6 V, GND = 0 V, unless otherwise noted)

Item	Symbol	Min	Тур	Max	Unit
Write clock (WCK) cycle	t <sub>WCK</sub>	25	_	_	ns
Write clock (WCK) "H" pulse width	twckh	11	_	_	ns
Write clock (WCK) "L" pulse width	t <sub>WCKL</sub>	11	_	_	ns
Read clock (RCK) cycle	t <sub>RCK</sub>	25			ns
Read clock (RCK) "H" pulse width	t <sub>RCKH</sub>	11			ns
Read clock (RCK) "L" pulse width	t <sub>RCKL</sub>	11			ns
Input data setup time for WCK	t <sub>DS</sub>	7			ns
Input data hold time for WCK	t <sub>DH</sub>	3			ns
Reset setup time for WCK/RCK	t <sub>RESS</sub>	7			ns
Reset hold time for WCK/RCK	t <sub>RESH</sub>	3			ns
Reset non-selection setup time for WCK/RCK	t <sub>NRESS</sub>	7			ns
Reset non-selection hold time for WCK/RCK	t <sub>NRESH</sub>	3			ns
WEB setup time for WCK	t <sub>WES</sub>	7			ns
WEB hold time for WCK	t <sub>WEH</sub>	3			ns
WEB non-selection setup time for WCK	t <sub>NWES</sub>	7			ns
WEB non-selection hold time for WCK	t <sub>NWEH</sub>	3			ns
REB setup time for RCK	t <sub>RES</sub>	7			ns
REB hold time for RCK	t <sub>REH</sub>	3			ns
REB non-selection setup time for RCK	t <sub>NRES</sub>	7	_	_	ns
REB non-selection hold time for RCK	t <sub>NREH</sub>	3	_	_	ns
Input pulse up/down time	tr, tf	_	_	20	ns
Data hold time*	t <sub>H</sub>	_		20	ms

Notes: Perform reset operation after turning on power supply.

For 1 line access, the following conditions must be satisfied: WEB high-level period  $\leq$  20 ms - 8192 •  $t_{WCK}$  - WRESB low-level period REB high-level period  $\leq$  20 ms - 8192 •  $t_{RCK}$  - RRESB low-level period

### **Switching Characteristics Measurement Circuit**



Input pulse level: 0 to 3 V
Input pulse up/down time: 3 ns
Judging voltage Input: 1.3 V


Output: 1.3 V (However,  $t_{ODIS\,(LZ)}$  is judged with 10% of the output amplitude, while  $t_{ODIS\,(HZ)}$  is

judged with 90% of the output amplitude.)

Load capacitance C<sub>L</sub> includes the floating capacity of connected lines and input capacitance of probe.


Item	SW1	SW2
t <sub>ODIS (LZ)</sub>	Close	Open
t <sub>ODIS (HZ)</sub>	Open	Close
t <sub>OEN (ZL)</sub>	Close	Open
t <sub>OEN (ZH)</sub>	Open	Close

#### todis and toen Measurement Condition




# **Operation Timing**


### **Write Cycle**



#### **Write Reset Cycle**



#### **Matters that Needs Attention when WCK Stops**




Input data of n cycle is read at the rising edge after WCK of n cycle and writing operation starts in the WCK low-level period of n + l cycle. The writing operation is complete at the falling edge after n + l cycle.


To stop reading write data at n cycle, enter WCK before the rising edge after n+1 cycle.

When the cycle next to n cycle is a disable cycle, WCK for a cycle requires to be entered after the disable cycle as well.

### **Read Cycle**




#### **Read Reset Cycle**



### Variable Length Delay Bit


#### 1 Line (8192 Bits) Delay

Input data can be written at the rising edge of WCK after write cycle and output data is read at the rising edge of RCK before read cycle to easily make 1 line delay.




#### n-bit Delay Bit

(Reset at cycles according to the delay length)




#### n-bit Delay 2

(Slides input timings of WRESB and RRESB at cycles according to the delay length)



#### n-bit Delay 3


(Slides address by disabling REB in the period according to the delay length)



#### Reading Shortest n-cycle Write Data "n"

(Reading side n - 1 cycle starts after the end of writing side n - 1 cycle)


When the reading side n-1 cycle starts before the end of the writing side n+1 cycle, output Qn of n cycle is made invalid. In the following diagram, reading operation of n-1 cycle is invalid.



#### Reading Longest n-cycle Write Data "n": 1 Line Delay

(When writing side n-cycle <2>\* starts, reading side n cycle <1>\* then starts)


Output Qn of n cycle <1>\* can be read until the start of reading side n cycle <1> and the start of writing side n cycle <2>\* overlap each other.




Note: <0>\*, <1>\* and <2>\* indicate value of lines.

# **Application Example**

#### **Sub Scan Resolution Compensation Circuit with Laplacian Filter**



# **Package Dimensions**



Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

  1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

  3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the development is satisfied. The procedure is such as the development of the dev



#### **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510