

# SANYO Semiconductors DATA SHEET

## STK672-730A-E — Thick-Film Hybrid IC 2-phase Stepping Motor Driver

#### Overview

The STK672-730A-E is a hybrid IC for use as a unipolar, 2-phase stepping motor driver with PWM current control.

### Applications

• Office photocopiers, printers, etc.

#### Features

- Built-in overcurrent detection function (output current OFF).
- Built-in overheat detection function (output current OFF).
- If either overcurrent or overheat detection function is activated, the FAULT signal (active low) is output.
- Built-in power on reset function.
- Phase signal input driver activated with an active Low and incorporates a simultaneous ON prevention function.
- Supports schmitt input for 2.5V high level input.
- Incorporating a current detection resistor (0.141 $\Omega$ : resistor tolerance  $\pm 2\%$ ), motor current can be set using two external resistors.
- Provides the output current cutoff ENABLE pin.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

## **Specifications**

## Absolute Maximum Ratings at $Tc=25^\circ C$

| Parameter                       | Symbol              | Conditions                                      | Ratings      | unit |
|---------------------------------|---------------------|---|--------------|------|
| Maximum supply voltage 1        | V <sub>CC</sub> max | No signal                                       | 52           | V    |
| Maximum supply voltage 2        | V <sub>DD</sub> max | No signal                                       | -0.3 to +6.0 | V    |
| Input voltage                   | V <sub>IN</sub> max | Logic input pins                                | -0.3 to +6.0 | V    |
| Output current 1                | IOP max             | 10μs, 1 pulse (resistance load)                 | 10           | А    |
| Output current 2                | I <sub>OH</sub> max | V <sub>DD</sub> =5V, CLOCK≥200Hz                | 2.65         | А    |
| Output current 3                | I <sub>OF</sub> max | Pin16 output current                            | 10           | mA   |
| Allowable power dissipation 1   | PdMF max            | With an arbitrarily large heat sink. Per MOSFET | 7.3          | W    |
| Allowable power dissipation 2   | PdPK max            | No heat sink                                    | 3.1          | W    |
| Operating substrate temperature | Tc max              |   | 105          | °C   |
| Junction temperature            | Tj max              |   | 150          | °C   |
| Storage temperature             | Tstg                |   | -40 to +125  | °C   |

#### Allowable Operating Ranges at Ta=25°C

| Parameter                                   | Symbol            | Conditions   | Ratings                | unit |
|---|-------------------|--|------------------------|------|
| Operating supply voltage 1                  | VCC               | With signals applied   | 10 to 42               | V    |
| Operating supply voltage 2                  | V <sub>DD</sub>   | With signals applied   | 5±5%                   | V    |
| Input high voltage                          | VIH               | Pins 13, 17, 12, 10, 14, 15  | 2.5 to V <sub>DD</sub> | V    |
| Input low voltage                           | VIL               | Pins 13, 17, 12, 10, 14, 15  | 0 to 0.8               | V    |
| Output current 1                            | I <sub>OH</sub> 1 | Tc=105°C, CLOCK≥200Hz,<br>Continuous operation, duty=100%  | 2.0                    | А    |
| Output current 2                            | I <sub>OH</sub> 2 | Tc=80°C, CLOCK≥200Hz,<br>Continuous operation, duty=100%,<br>See the motor current (I <sub>OH</sub> ) derating curve | 2.2                    | A    |
| Phase driver withstand voltage              | VDSS              | I <sub>D</sub> =1mA (Tc=25°C)  | 100min                 | V    |
| Recommended operating substrate temperature | Тс                | No condensation  | 0 to 105               | °C   |
| Recommended Vref range                      | Vref              | Tc=105°C   | 0.14 to 1.38           | V    |

Refer to the graph for each conduction-period tolerance range for the output current and brake current.

## Electrical Characteristics at Tc=25°C, V\_{CC}=24V, V\_{DD}=5.0V


| Parameter                      | Symbol           | Conditions                           | min   | typ   | max   | unit |
|--------------------------------|------------------|--------------------------------------|-------|-------|-------|------|
| V <sub>DD</sub> supply current | Icco             | Pin 9 current CLOCK=GND              |       | 4.4   | 8     | mA   |
| Output average current         | loave            | R/L=1 $\Omega$ /0.62mH in each phase | 0.273 | 0.329 | 0.385 | А    |
| FET diode forward voltage      | Vdf              | lf=1A (RL=23Ω)                       |       | 0.92  | 1.6   | V    |
| Output saturation voltage      | Vsat             | RL=23Ω                               |       | 0.33  | 0.48  | V    |
| Input high voltage             | VIH              | Pins 13, 17, 12, 10, 14, 15          | 2.5   |       |       | V    |
| Input low voltage              | VIL              | Pins 13, 17, 12, 10, 14, 15          |       |       | 0.8   | V    |
| FAULT low output voltage       | VOLF             | Pin 16 (I <sub>O</sub> =5mA)         |       | 0.25  | 0.5   | V    |
| 5V level FAULT leakage current | I <sub>ILF</sub> | Pin 16=5V                            |       |       | 10    | μΑ   |
| 5V level input current         | lilh             | Pins 13, 17, 12, 10, 14, 15=5V       |       | 50    | 75    | μΑ   |
| GND level input current        | IILL             | Pins 13, 17, 12, 10, 14, 15=GND      |       |       | 10    | μΑ   |
| Vref input bias current        | I <sub>IB</sub>  | Pin 19=1.0V                          |       | 10    | 15    | μA   |
| PWM frequency                  | fc               |                                      | 29    | 45    | 61    | kHz  |
| Overheat detection temperature | TSD              | Design guarantee                     |       | 144   |       | °C   |

\*Ioave values are for when the lead frame of the product is soldered to the mounting substrate.


Notes: A fixed-voltage power supply must be used.

## Package Dimensions

unit:mm (typ)




Derating curve of motor current, IOH, vs. STK672-730A-E Operating substrate temperature, Tc




Notes

- The current range given above represents conditions when output voltage is not in the avalanche state.
- If the output voltage is in the avalanche state, see the allowable avalanche energy for STK672-7\*\* series hybrid ICs given in a separate document.
- The operating substrate temperature, Tc, given above is measured while the motor is operating. Because Tc varies depending on the ambient temperature, Ta, the value of I<sub>OH</sub>, and the continuous or intermittent operation of I<sub>OH</sub>, always verify this value using an actual set.

## **Block Diagram**



## **Sample Application Circuit**



### STK672-730A-E

## Precautions

[GND wiring]

• To reduce noise on the 5V system, be sure to place the GND of C01 in the circuit given above as close as possible to Pin 2 and Pin 6 of the hybrid IC. Also, to achieve accurate current settings, be sure to connect Vref GND to Pin 18 (S.G) used to set the current and to the point where P.G1 and P.G2 share a connection.


[Input pins]

- If V<sub>DD</sub> is being applied, use care that each input pin does not apply a negative voltage less than -0.3V to S.G, Pin 18, and do not apply a voltage greater than or equal to V<sub>DD</sub> voltage.
- Do not wire by connecting the circuit pattern on the P.C.B side to Pins 4, 8, or 11 on the N.C. shown in the internal block diagram.
- Apply 2.5V High level input to pins 13, 17, 12, 10, 14, and 15.
- Since the input pins do not have built-in pull-up resistors, when the open-collector type pins 13, 17, 12, 10, 14, and 15 are used as inputs, a 1 to  $20k\Omega$  pull-up resistor (to  $V_{DD}$ ) must be used.


At this time, use a device for the open collector driver that has output current specifications that pull the voltage down to less than 0.8V at Low level (less than 0.8V at Low level when  $I_{OL}=5mA$ ).

[Current setting Vref]

- Considering the specifications of the Vref input bias current, I<sub>IB</sub>, a value of  $1k\Omega$  or less is recommended for R02.
- If the motor current is temporarily reduced, the circuit given below (STK672-730A-E: IOH>0.2A) is recommended.



• Motor current peak value IOH setting



 $I_{OH} = (Vref \div 4.9) \div Rs$ 

The value of 4.9 in Equation above represents the Vref voltage as divided by a circuit inside the control IC.  $Vref=(R02 \div (R01+R02))\times 5V(or 3.3V)$ 

Rs is an internal current detection resistor value of the hybrid IC. TTK(72,720A, F, P) = 0.1410

STK672-730A-E: Rs=0.141Ω

#### [Smoke Emission Precuations]

If Pin 18 (S.G terminal) is attached to the PCB without using solder, overcurrent may flow into the MOSFET at  $V_{CC}ON$  (24V ON), causing the STK672-730A-E to emit smoke because 5V circuits cannot be controlled. In addition, as long as one of the output Pins, 1, 3, 5, or 7, is open, inductance energy stored in the motor results in electrical stress on the driver, possibly resulting in the emission of smoke.

#### **Input Pin Functions**

| Pin Name | Pin No. | Function  | Input Conditions When Operating                     |
|----------|---------|---|---|
| φA       | 13      | Pin 5, phase A output   | Low active (with a function to prevent simultaneous |
| φAB      | 17      | Pin 7, phase AB output ON of $\phi$ A and $\phi$ AB, or $\phi$ B and $\phi$ BB) |   |
| φB       | 12      | Pin 3, phase B output   |   |
| φBB      | 10      | Pin 1, phase BB output  |   |
| RESETB   | 14      | System reset  | A reset is applied by a low level                   |
| ENABLE   | 15      | A, AB, B, and, BB outputs cut off   | A, AB, B, and BB outputs are cut off by a low level |


#### **Output Pin Functions**

| Pin Name | Pin No. | Function   | Input Conditions When Operating    |  |
|----------|---------|--|------------------------------------|--|
| FAULT    | 16      | Monitor pin used when over-current detection or overheat | Low level is output when detected. |  |
|          |         | detection function is activated.                         |                                    |  |


Note: See the timing chart for the concrete details on circuit operation.

## **Timing Charts**


2-phase excitation




## 1-2 phase excitation



1-2 phase excitation (ENABLE)




#### 1-2 phase excitation (Hold operation results during fixed CLOCK)



## **Usage Notes**

1. STK672-730A-E input signal functions and timing

[ENABLE, CLOCK and power on reset, RESETB (Input signal timing when power is first applied)] The control IC of the driver is equipped with a power on reset function capable of initializing internal IC operations when power is supplied. A 4V typ setting is used for power on reset. Because the specification for the MOSFET gate voltage is  $5V\pm5\%$ , conduction of current to output at the time of power on reset adds electromotive stress to the MOSFET due to lack of gate voltage. To prevent electromotive stress, be sure to set ENABLE=Low while V<sub>DD</sub>, which is outside the operating supply voltage, is less than 4.75V.



ENABLE,  $\phi A$  to  $\phi BB$  Signals Input Timing


[ENABLE (Forcible on/off control of the A, AB, B, and BB outputs, and hybrid IC internal operation)] ENABLE=1: Normal operation

ENABLE=0: Outputs A, AB, B, and BB forced to the off state.


If the  $\phi A$  to  $\phi BB$  signal used for motor rotation suddenly stops, the motor shaft may advance beyond the control position due to inertia. A SLOW DOWN setting where the  $\phi A$  to  $\phi BB$  cycle gradually decreases is required in order to stop at the control position.

[Configuration of I/O pins]

<Configuration of the  $\phi A$ ,  $\phi AB$ ,  $\phi B$ ,  $\phi BB$ , ENABLE, and RESETB input pins> Input pins13, 17, 12, 10, 15, and 14



The input pins of this driver all use Schmitt input. Typical specifications at Tc=25°C are given below. Hysteresis voltage is 0.3V (VIHa-VILa).



The internal impedance,  $100k\Omega$ , is designed so that the increase in current is prevented while Pin 19 is open. The recommended Vref voltage is 0.14V or higher because the output offset voltage of Vref/4.9 amplifier cannot be controlled down to 0V

#### 2. Overcurrent Detection and Overheat Detection Functions of the STK672-730A-E


Each detection function operates using a latch system and turns output off. Because a RESET signal is required to restore output operations, once the power supply,  $V_{DD}$ , is turned off, you must either again apply power on reset with  $V_{DD}ON$  or apply a RESETB=High $\rightarrow$ Low $\rightarrow$ High signal.

[Overcurrent detection]

This hybrid IC is equipped with a function for detecting overcurrent that arises when the motor burns out or when there is a short between the motor terminals.

Overcurrent detection occurs at 3.5A typ with the STK672-730A-E

Current when motor terminals are shorted



Overcurrent detection begins after an interval of no detection (a dead time of  $5.5\mu$ s typ) during the initial ringing part during PWM operations. The no detection interval is a period of time where overcurrent is not detected even if the current exceeds I<sub>OH</sub>.

#### [Overheat detection]

Rather than directly detecting the temperature of the semiconductor device, overheat detection detects the temperature of the aluminum substrate (144°C typ).

Within the allowed operating range recommended in the specification manual, if a heat sink attached for the purpose of reducing the operating substrate temperature, Tc, comes loose, the semiconductor can operate without breaking. However, we cannot guarantee operations without breaking in the case of operations other than those recommended, such as operations at a current exceeding IOH max that occurs before overcurrent detection is activated.

#### 3. Calculating STK672-730A-E HIC Internal Power Loss

The average internal power loss in each excitation mode of the STK672-730A-E can be calculated from the following formulas.

Each excitation mode

2-phase excitation mode

 $2PdAVex=(Vsat+Vdf) \times (1/(t1+t2+t3)) \times I_{OH} \times t2 + (1/(t1+t2+t3)) \times I_{OH} \times (Vsat\times t1+Vdf\times t3)) \times I_{OH} \times (Vsat\times t1+Vdf\times t3)$ 

1-2 Phase excitation mode

 $1-2PdAVex=(Vsat+Vdf) \times (1/(t1+t2+t3)) \times I_{OH} \times t2 + (1/(t1+t2+t3)) \times I_{OH} \times (Vsat\times t1+Vdf\times t3)) \times I_{OH} \times (Vsat\times t1+Vdf\times t3)$ 

Motor hold mode

HoldPdAVex= (Vsat+Vdf) ×I<sub>OH</sub>


Vsat: Combined voltage represented by the Ron voltage drop+shunt resistor Vdf: Combined voltage represented by the MOSFET body diode+shunt resistor

t1, t2, and t3 represent the waveforms shown in the figure below.

t1: Time required for the winding current to reach the set current (IOH)

t2: Time in the constant current control (PWM) region

t3: Time from end of phase input signal until inverse current regeneration is complete



Motor COM Current Waveform Model

 $t1=(-L/(R+0.33)) In (1-((R+0.33)/V_{CC})\times I_{OH})$   $t3=(-L/R) In ((V_{CC}+0.33)/(I_{OH}\times R+V_{CC}+0.33))$   $V_{CC}: Motor supply voltage (V)$ L: Motor inductance (H) R: Motor winding resistance ( $\Omega$ )


IOH: Motor set output current crest value (A)

For Vsat and Vdf, be sure to substitute values from the graphs of Vsat vs. I<sub>OH</sub> and Vdf vs. I<sub>OH</sub> while the set current value is I<sub>OH</sub>.


Then, determine whether a heat sink is required by comparing with the graph of  $\Delta Tc$  vs. Pd based on the average HIC power loss calculated.

When designing a heat sink, refer to the section "Thermal design" found on the next page. The average HIC power loss, PdAV, described above does not have the avalanche's loss. To include the avalanche's loss, be sure to add Equation (2), "STK672-7\*\* Allowable Avalanche Energy Value" to PdAV above. When using this IC without a fin always check for temperature increases in the set, because the HIC substrate temperature, Tc, varies due to effects of convection around the HIC.


STK672-730A-E Output saturation voltage, Vsat - Output current, IOH



STK672-730A-E Forward voltage, Vdf -Output current, IOH



Substrate temperature rise,  $\Delta Tc$  (no heat sink) - Internal average power dissipation, PdAV



#### 4. STK672-730A-E Allowable Avalanche Energy Value

(1) Allowable Range in Avalanche Mode

When driving a 2-phase stepping motor with constant current chopping using an STK672-7\*\* Series hybrid IC, the waveforms shown in Figure 1 below result for the output current, ID, and voltage, VDS.




Figure 1 Output Current, I<sub>D</sub>, and Voltage, V<sub>DS</sub>, Waveforms 1 of the STK672-7\*\* Series when Driving a 2-Phase Stepping Motor with Constant Current Chopping

When operations of the MOSFET built into STK672-7\*\* Series ICs is turned off for constant current chopping, the I<sub>D</sub> signal falls like the waveform shown in the figure above. At this time, the output voltage,  $V_{DS}$ , suddenly rises due to electromagnetic induction generated by the motor coil.

In the case of voltage that rises suddenly, voltage is restricted by the MOSFET V<sub>DSS</sub>. Voltage restriction by V<sub>DSS</sub> results in a MOSFET avalanche. During avalanche operations, I<sub>D</sub> flows and the instantaneous energy at this time, EAVL1, is represented by Equation (1).

During STK672-7\*\* Series operations, the waveforms in the figure above repeat due to the constant current chopping operation. The allowable avalanche energy, EAVL, is therefore represented by Equation (2) used to find the average power loss, PAVL, during avalanche mode multiplied by the chopping frequency in Equation (1).

PAVL=V<sub>DSS</sub>×IAVL×0.5×tAVL×fc -------(2) fc: Hz units (fc is set to the PWM frequency of 50kHz.)

For V<sub>DSS</sub>, IAVL, and tAVL, be sure to actually operate the STK672-7\*\* Series and substitute values when operations are observed using an oscilloscope.

Ex. If VDSS=110V, IAVL=1A, tAVL=0.2 $\mu$ s when using a STK672-730A-E driver, the result is: PAVL=110×1×0.5×0.2×10<sup>-6</sup>×50×10<sup>3</sup>=0.55W VDSS=110V is a value actually measured using an oscilloscope.

The allowable loss range for the allowable avalanche energy value, PAVL, is shown in the graph in Figure 3. When examining the avalanche energy, be sure to actually drive a motor and observe the I<sub>D</sub>,  $V_{DSS}$ , and tAVL waveforms during operation, and then check that the result of calculating Equation (2) falls within the allowable range for avalanche operations.

(2) ID and VDSS Operating Waveforms in Non-avalanche Mode


Although the waveforms during avalanche mode are given in Figure 1, sometimes an avalanche does not result during actual operations.

Factors causing avalanche are listed below.

- Poor coupling of the motor's phase coils (electromagnetic coupling of A phase and AB phase, B phase and BB phase).
- Increase in the lead inductance of the harness caused by the circuit pattern of the P.C. board and motor.

• Increases in V<sub>DSS</sub>, tAVL, and IAVL in Figure 1 due to an increase in the supply voltage from 24V to 36V. If the factors above are negligible, the waveforms shown in Figure 1 become waveforms without avalanche as shown in Figure 2.

Under operations shown in Figure 2, avalanche does not occur and there is no need to consider the allowable loss range of PAVL shown in Figure 3.



ITF02558





Figure 3 Allowable Loss Range, PAVL-IOH During STK672-730A-E Avalanche Operations



Note:

The operating conditions given above represent a loss when driving a 2-phase stepping motor with constant current chopping.

Because it is possible to apply 2.6W or more at  $I_{OH}=0A$ , be sure to avoid using the MOSFET body diode that is used to drive the motor as a zener diode.

#### 5. Thermal design

[Operating range in which a heat sink is not used]

Use of a heat sink to lower the operating substrate temperature of the HIC (Hybrid IC) is effective in increasing the quality of the HIC.

The size of heat sink for the HIC varies depending on the magnitude of the average power loss, PdAV, within the HIC. The value of PdAV increases as the output current increases. To calculate PdAV, refer to "Calculating Internal HIC Loss for the STK672-730A-E" in the specification document.

Calculate the internal HIC loss, PdAV, assuming repeat operation such as shown in Figure 1 below, since conduction during motor rotation and off time both exist during actual motor operations.




Figure 1 Motor Current Timing

T1: Motor rotation operation time

T2: Motor hold operation time

T3: Motor current off time

Ρ

T2 may be reduced, depending on the application.

T0: Single repeated motor operating cycle

IO1 and IO2: Motor current peak values

Due to the structure of motor windings, the phase current is a positive and negative current with a pulse form. Note that figure 1 presents the concepts here, and that the on/off duty of the actual signals will differ.

The hybrid IC internal average power dissipation PdAV can be calculated from the following formula.

$$dAV = (T1 \times P1 + T2 \times P2 + T3 \times 0) \div TO -----(I)$$

(Here, P1 is the PdAV for IO1 and P2 is the PdAV for IO2)

If the value calculated using Equation (I) is 1.5W or less, and the ambient temperature, Ta, is 60°C or less, there is no need to attach a heat sink. Refer to Figure 2 for operating substrate temperature data when no heat sink is used.

#### [Operating range in which a heat sink is used]

Although a heat sink is attached to lower Tc if PdAV increases, the resulting size can be found using the value of  $\theta$ c-a in Equation (II) below and the graph depicted in Figure 3.

 $\theta c-a = (Tc max-Ta) \div PdAV ----- (II)$ 

Tc max: Maximum operating substrate temperature =105°C

Ta: HIC ambient temperature

Although a heat sink can be designed based on equations (I) and (II) above, be sure to mount the HIC in a set and confirm that the substrate temperature, Tc, is 105°C or less.

The average HIC power loss, PdAV, described above represents the power loss when there is no avalanche operation. To add the loss during avalanche operations, be sure to add Equation (2), "Allowable STK672-7\*\* Avalanche Energy Value", to PdAV.

Figure 2 Substrate temperature rise,  $\Delta Tc$  (no heat sink) - Internal average power dissipation, PdAV






Figure 3 Heat sink area (Board thickness: 2mm) - θc-a




6. Mitigated Curve of Package Power Loss, PdPK, vs. Ambient Temperature, Ta

Package power loss, PdPK, refers to the average internal power loss, PdAV, allowable without a heat sink. The figure below represents the allowable power loss, PdPK, vs. fluctuations in the ambient temperature, Ta. Power loss of up to 3.1W is allowable at Ta= $25^{\circ}$ C, and of up to 1.75W at Ta= $60^{\circ}$ C.



Allowable power dissipation, PdPK (no heat sink) - Ambient temperature, Ta

7. Example of Stepping Motor Driver Output Current Path (1-2 phase excitation)



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of July, 2008. Specifications and information herein are subject to change without notice.