

## SANYO Semiconductors **DATA SHEET**

# LC87F2708A — Short Short

## Overview

The LC87F2708A is an 8-bit microcotroller that, centered around a CPU running at a minimum bus cycle time of 100ns, integrates on a single chip a number of hardware features such as 8K-byte flash ROM (onboard programmable), 512-byte RAM, an on-chip debugger, a sophisticated 16-bit timer/counter (may be divided into 8-bit timers), a 16-bit timer/counter (may be divided into 8-bit timers or PWMs), a synchronous SIO interface, a high-speed 12-bit PWM, two high-speed pulse width/period counters, a 7-channel AD converter with 12-/8-bit resolution selector, an analog comparator, a watchdog timer, an internal reset circuit, a system clock frequency divider, and a 16-source 10-vector interrupt feature.

#### **Features**

- ■Flash ROM
  - Capable of on-board programming of voltage source (3.0 to 5.5V)
  - Block-erasable in 128 byte units
  - $8192 \times 8$  bits

#### ■RAM

•  $512 \times 9$  bits

- \* This product is licensed from Silicon Storage Technology, Inc. (USA), and manufactured and sold by SANYO Semiconductor Co., Ltd.
- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

## SANYO Semiconductor Co., Ltd.

www.semiconductor-sanyo.com/network

■Minimum Bus Cycle Time Note1

• 100ns (10MHz) V<sub>DD</sub>=2.7 to 5.5V Note2

■Minimum Instruction Cycle Time

• 300ns (10MHz) V<sub>DD</sub>=2.7 to 5.5V Note2

Note1: The bus cycle time here refers to the ROM read speed.

Note2: Use this product in a voltage range of 3.0 to 5.5V because the minimum release voltage (PORRL) of the power-on reset (POR) circuit is 2.87V±0.12V.

#### **■**Ports

• I/O ports

Ports whose I/O direction can be designated in 1-bit units 11 (P10 to P16, P30 to P33)

• Reset pins 1 (RES)

• Power pins 2 (V<sub>SS</sub>1, V<sub>DD</sub>1)

#### **■**Timers

• Timer 0: 16-bit timer/counter with a capture register.

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)  $\times$  2 channels

Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)

+ 8-bit counter (with an 8-bit capture register)

Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)

Mode 3: 16-bit counter (with a 16-bit capture register)

• Timer 1: 16-bit timer/counter that can provide with PWM/toggle outputs

Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/counter with an 8-bit prescaler (with toggle outputs)

counter with an 8-bit prescaler (with toggle outputs

Mode 1: 8-bit PWM with an 8-bit prescaler  $\times$  2 channels

Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs) (toggle output also possible from the lower-order 8 bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs)

(Lower-order 8 bits may be used as PWM)

#### ■Serial Interface

- SIO7: 8-bit synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle=4/3 tCYC)

#### ■High-Speed 12-bit PWM

- System clock/high-speed RC oscillation clock (20MHz or 40MHz) operation selectable
- Duty/period programmable
- Continuous PWM output/specific count PWM output (automatic stop) selectable
- High-speed Pulse/Period Counter
  - HCT1: High-speed RC pulse width/period counter 1
    - 1) System clock/high-speed RC oscillation clock (20MHz or 40MHz) operation selectable
    - 2) H-level width/L-level width/period measurement modes selectable
    - 3) Input triggering noise filter
  - HCT2: High-speed pulse width/period counter 2
    - 1) System clock/high-speed RC oscillation clock (20MHz or 40MHz) operation selectable
    - 2) Can measure both L-level width and period simultaneously.
    - 3) Input triggering noise filter
    - 4) Input trigger selectable (from 3 signals, i.e., P11/HCT2IN, P31/HCT2IN, and analog comparator output)
- AD Converter: 12 bits  $\times$  7 channels
  - 12-/8-bits AD converter resolution selectable
- ■Analog Comparator
  - Sends output to the P32/CMPO port (polarity selectable).
  - Edge detection function (shared with INTC and also allows the selection of the noise filter function)

## ■Watchdog Timer

- Can generate the internal reset signal on a timer overflow monitored by the WDT-dedicated low-speed RC oscillation clock (30kHz).
- Allows selection of continue, stop, or hold mode operation of the counter on entry into the HALT/ HOLD mode.

#### ■Interrupts Source Flags

- 16 sources, 10 vector addresses
  - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
  - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INTA
2	0000BH	X or L	INTB
3	00013H	H or L	INTC/T0L/INTE
4	0001BH	H or L	INTD/INTF
5	00023H	H or L	T0H/SIO7
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	HCT1
8	0003BH	H or L	HCT2
9	00043H	H or L	ADC/HPWM automatic stop/HPWM cycle
10	0004BH	H or L	None

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- ■Subroutine Stack Levels: 256levels maximum (The stack is allocated in RAM.)
- ■High-speed Multiplication/Division Instructions

16 bits × 8 bits
24 bits × 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
16 bits ÷ 16 bits
17 tCYC execution time
18 tCYC execution time
19 tCYC execution time
10 tCYC execution time
11 tCYC execution time
12 tCYC execution time
13 tCYC execution time
14 tCYC execution time
15 tCYC execution time
16 tCYC execution time
17 tCYC execution time
18 tCYC execution time
19 tCYC execution time
10 tCYC execution time

## ■Oscillation Circuits

Medium speed RC oscillation circuit (internal):
 Low speed RC oscillation circuit (internal):
 For system clock (1MHz)
 For watchdog timer (30kHz)

• High speed RC oscillation circuit (internal): For system clock (20MHz or 40MHz)

1) 2 source oscillation frequencies (20MHz or 40MHz) selectable for the high-speed RC oscillation circuit by optional configuration.

## ■System Clock Divider Function

- Can run on low current.
- The minimum instruction cycle selectable from 300ns, 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs, 38.4μs, and 76.8μs (when high speed RC oscillation is selected for system clock.).

#### ■Internal reset circuit

- Power-on reset (POR) function
  - 1) POR reset is generated only at power-on time.
  - 2) The POR release level can be selected from 3 levels (2.87V, 3.86V, and 4.35V) by optional configuration.
- Low-voltage detection reset (LVD) function
  - LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a certain level.
  - 2) The use or disuse of the LVD function and the low voltage threshold level (3 levels: 2.81V, 3.79V and 4.28V). can be selected by optional configuration.

## ■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
  - 1) Oscillation is not halted automatically.
  - 2) There are the following three ways of resetting the HALT mode.
    - (1) Setting the reset pin to the low level
    - (2) Generating a reset signal via the watchdog timer or brown-out detector
    - (3) Having an interrupt generated
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
  - 1) The medium- and high-speed RC oscillation circuits automatically stop operation.
  - 2) There are the following four ways of resetting the HOLD mode.
    - (1) Setting the reset pin to the lower level.
    - (2) Generating a reset signal via the watchdog timer or brown-out detector
    - (3) Setting at least one of the INTA, INTB, INTC, INTD, INTE, and INTF pins to the specified level
    - (4) Applying input signals to the IN+ and IN- pins so that the analog comparator output is set to the specified level (when the analog comparator output is assigned to the INTC input)

## ■On-chip Debugger Function

- Supports software debugging with the IC mounted on the target board.
- 3 channels of on-chip debugger pins are available.

## ■Data Security Function Note3

• Protects the program data stored in flash memory from unauthorized read or copy. Note3: This data security function does not necessarily provide absolute data security.

## ■Package Form

• MFP14S(225mil): Lead-free Type

#### **■**Development Tools

• On-chip debugger: TCB87 Type B + LC87F2708A

## ■Flash ROM Programming Board


—I lush KOM I logramming Dou	14			
Maker	Model	Version Note4	Device	
		Application Version		
SANYO	SKK-DBG Type B	1.04 or later	LC87F2708A	
SAINTO	(SANYO FWS)	Chip Data Version	LC67F27U6A	
		2.10 or later		

Note4: Check for the latest version.


## **Package Dimensions**

unit: mm (typ)

3111A




## **Pin Assignment**



SANYO: MFP14S(225mil) "Lead-free Type"

MFP14S	NAME	MFP14S	NAME
1	P31/INTB/HCT2IN/DBGP01	8	P14/INTE/T1PWMH/AN4/DBGP21
2	P30/INTA/HCT1IN/DBGPX0	9	P13/INTF/T1PWML/AN3/DBGP20
3	RES	10	P12/SCK7/INTF/IN0-/AN2
4	P10/SO7/INTE/AN0/DBGP02	11	P11/SI7/SB7/INTE/IN0+/HCT2IN/AN1
5	V <sub>SS</sub> 1	12	P33/INTD/HPWM/DBGP12
6	P16/INTF/IN1-/AN6	13	P32/INTC/CMPO/DBGP11
7	P15/INTE/IN1+/AN5/DBGP22	14	V <sub>DD</sub> 1

## **System Block Diagram**



## **Pin Description**

Pin Name	I/O		Description					
V <sub>SS</sub> 1	-	- power supply pi	n					No
V <sub>DD</sub> 1	-	+ power supply p	in					No
V <sub>DD</sub> 1 PORT1 P10 to P16	- I/O	7-bit I/O port     I/O specifiable i     Pull-up resistors     Multiplexed pins     P10: SIO7 data     P11: SIO7 data     P12: SIO7 clock     P13: Timer 1 P\     P14: Timer 1 P\     P10, P11, P14,         INTE input     timer 0H c     INTF input     timer 0H c     AD converter in     Analog compara     Analog compara     On-chip debugg     On-chip debugg	I/O specifiable in 1-bit units  Pull-up resistors can be turned on and off in 1-bit units  Multiplexed pins  P10: SIO7 data output  P11: SIO7 data input/bus I/O/high-speed pulse width/period counter 2 input  P12: SIO7 clock I/O  P13: Timer 1 PWML output  P14: Timer 1 PWMH output  P10, P11, P14, P15:  INTE input/HOLD release input/timer 1 event input/timer 0L capture input/  timer 0H capture input					
		INTE			Falling			
		INTE	enable	enable	enable	disable	disable	
PORT3 P30 to P33	I/O	Pull-up resistors     Multiplexed pins     P30: INTA input     period cou     P31: INTB input     period cou     P32: INTC input     analog cor     P33: INTD input     high-speed     On-chip debugg	<ul> <li>4-bit I/O port</li> <li>I/O specifiable in 1-bit units</li> <li>Pull-up resistors can be turned on and off in 1-bit units</li> <li>Multiplexed pins</li> <li>P30: INTA input/HOLD release input/timer 0L capture input/high-speed pulse width/period counter 1 input</li> <li>P31: INTB input/HOLD release input/timer 0H capture input/high-speed pulse width/period counter 2 input</li> <li>P32: INTC input/HOLD release input/timer 0 event input/timer 0L capture input/analog comparator output</li> <li>P33: INTD input/HOLD release input/timer 0 event input/timer 0H capture input/high-speed PWM output</li> <li>On-chip debugger pin 1: DBGPX0 to DBGP01 (P30 to P31)</li> <li>On-chip debugger pin 2: DBGPX0 to DBGP12 (P30, P32 to P33)</li> </ul>					Yes
		INTA INTB INTC	Rising enable enable enable	Falling enable enable enable	Rising & Falling disable disable enable	H level enable enable disable	L level  enable  enable  disable	
	1	INTD	enable	enable	enable	disable	disable	
RES	I/O	External reset inp	out/internal reset	output				No

## **Port Output Types**

The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in the output mode.

Port Name	Option Sselected in Units of	Option Type	Output Type	Pull-up Resistor
P10 to P16	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P30 to P33	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable

## **On-chip Debugger Pin Processing**

For the processing of the on-chip debugger pins, refer to the separately available documents entitled "RD87 On-chip Debugger Installation" and "LC872000 Series On-chip Debugger Pin Processing."

## **User Option Table**

Option Name	Option Type	Flash Version	Option Switched in Unit of	Description
Port output type	P10 to P16	0	1 bit	CMOS
				Nch-open drain
	P30 to P33	0	1 bit	CMOS
				Nch-open drain
Program start	-	0	-	00000h
address				01E00h
Brown-out detector	Brown-out detector	0	-	Enable: Used
reset function	function			Disable: Not Used
	Brown-out trip level	0	-	3 levels
Power-on-reset function	Power-on-reset level	0	-	3 levels
High-speed RC	Oscillation frequency	0	-	20 MHz
oscillator circuit				40 MHz

## Absolute Maximum Ratings at Ta = 25°C, $V_{SS}1 = 0V$

		1		, 55					
	Parameter	Symbol	Pin/Remarks	Conditions			Specif	ication	
	Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
	ximum supply tage	V <sub>DD</sub> max	V <sub>DD</sub> 1			-0.3		+6.5	
Inp	ut voltage	VI	RES			-0.3		V <sub>DD</sub> +0.3	V
Inp	ut/output	V <sub>IO</sub>	• Port 1			0.2		V 10 2	
vol	tage		• Port 3			-0.3		V <sub>DD</sub> +0.3	
	Peak output	IOPH(1)	Port 1	CMOS output selected		-7.5			
	current			per applicable pin		0			
		IOPH(2)	Port 3	CMOS output selected		-10			
ent		101411(4)	D. 14	per applicable pin					
curr	Mean output current	IOMH(1)	Port 1	CMOS output selected		-5			
put	(Note 1-1)	IOMH(2)	Port 3	per applicable pin  CMOS output selected					
out	(Note 1-1)	IOIVIII(2)	Poil 3	per applicable pin		-7.5			
High level output current	Total output	ΣΙΟΑΗ(1)	• Ports 10, 15, 16	Total of currents at all					
gh I	current	210/11(1)	• Ports 30, 31	applicable pins		-20			
Ξ		ΣΙΟΑΗ(2)	• Ports 11 to 14	Total of currents at all					
			• Ports 32, 33	applicable pins		-20			
		ΣΙΟΑΗ(3)	• Port 1	Total of currents at all		25			mA
			• Port 3	applicable pins		-35			
	Peak output	IOPL(1)	Port 1	Per applicable pin				15	
	current	IOPL(2)	Port 3	Per applicable pin				10	
rent	Mean output	IOML(1)	Port 1	Per applicable pin				10	
put cur	current (Note 1-1)	IOML(2)	Port 3	Per applicable pin				7.5	
Low level output current	Total output current	ΣIOAL(1)	• Port 10 • Ports 30, 31	Total of currents at all applicable pins				25	
ow le		ΣIOAL(2)	• Ports 11 to 16	Total of currents at all				35	
٦		E10 A1 (0)	• Ports 32, 33	applicable pins					
		ΣIOAL(3)	• Port 1 • Port 3	Total of currents at all				55	
Po	wer dissipation	Pd max(1)	MFP14S(225mil)	applicable pins  • Ta=-40°C to +85°C					
FU	wei dissipation	Fu Illax(1)	WII F 143(223IIIII)	Independent package				113	
		Pd max(2)		• Ta=-40°C to +85°C					
				Mounted on thermal test					mW
				board				260	
				• (Note 1-2)					
	erating ambient	Topr				-40		+85	
Sto	rage ambient	Tstg				-55		+125	°C

Note 1-1: The mean output current is a mean value measured over 100ms.

Note 1-2: Thermal test board used conforms to SEMI (size: 76.1×114.3×1.6tmm, glass epoxy board).

## Allowable Operating Range at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = 0V$

Parameter	Symbol	Pin/Remarks	Conditions			Specifi	cation		
Farameter	Symbol	Pil/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Operating supply voltage (Note 2-1)	V <sub>DD</sub>	V <sub>DD</sub> 1	0.272μs ≤ tCYC ≤ 100μs		2.7		5.5		
Memory sustaining supply voltage	V <sub>HD</sub>	V <sub>DD</sub> 1	RAM and register contents sustained in HOLD mode		2.0		5.5		
High level input voltage	V <sub>IH</sub> (1)	• Port 1 • Port 3	Output disabled	2.7 to 5.5	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	V	
	V <sub>IH</sub> (2)	RES		2.7 to 5.5	0.75V <sub>DD</sub>		$V_{DD}$		
Low level input voltage	V <sub>IL</sub> (1)	• Port 1 • Port 3	Output disabled	4.0 to 5.5	V <sub>SS</sub>		0.1V <sub>DD</sub> +0.4		
				2.7 to 4.0	V <sub>SS</sub>		0.2V <sub>DD</sub>		
	V <sub>IL</sub> (2)	RES		2.7 to 5.5	V <sub>SS</sub>		0.25V <sub>DD</sub>		
Instruction cycle time (Note 2-2)	tCYC			2.7 to 5.5	0.272		100	μs	
Oscillation frequency range	FmHRC(1)		High-speed RC oscillation     40MHz selected as option     Ta=-20°C to +85°C	4.5 to 5.5	38	40	0 42		
	FmHRC(2)		High-speed RC oscillation	4.5 to 5.5	37.6	40	42.4		
	FmHRC(3)		40MHz selected as option  T    4000    0000000000000000000000000	3.5 to 5.5	36.8	40	43.2		
	FmHRC(4)		• Ta=-40°C to +85°C	2.7 to 5.5	32	40	43.2		
	FmHRC(5)		High-speed RC oscillation     20MHz selected as option     Ta=-20°C to +85°C	3.0 to 5.5	19	20	21	MHz	
	FmHRC(6)		High-speed RC oscillation     20MHz selected as option     Ta=-40°C to +85°C	2.7 to 5.5	18.7	20	21.3		
	FmRC		Medium-speed RC oscillation	2.7 to 5.5	0.5	1.0	2.0		
	FmSLRC		Low-speed RC oscillation	2.7 to 5.5	15	30	60	kHz	
Oscillation stabilization time	tmsHRC		When high-speed RC oscillation state is switched from stopped to enabled.     See Fig. 2.	2.7 to 5.5			100	μs	

Note 2-1: Use this product in a voltage range of 3.0 to 5.5V because the minimum release voltage (PORRL) of the power-on reset (POR) circuit is 2.87V±0.12V.

Note 2-2: Relationship between tCYC and oscillation frequency is as follows:

- When system clock source is set to medium-speed RC oscillation 3/FmRC at a division ratio of 1/1, 6/FmRC at a division ratio of 1/2, 12/FmRC a division ratio of 1/4, and so forth
- When system clock source is set to high-speed RC oscillation (40MHz selected by optional configuration) 12/FmHRC at a division ratio of 1/1, 24/FmHRC at a division ratio of 1/2, 48/FmHRC a division ratio of 1/4, and so forth
- When system clock source is set to high-speed RC oscillation (20MHz selected by optional configuration) 6/FmHRC at a division ratio of 1/1, 12/FmHRC at a division ratio of 1/2, 24/FmHRC a division ratio of 1/4, and so forth

## **Electrical Characteristics** at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = 0V$

Parameter	Symbol	Pin/Remarks	Conditions			Specifica	ation	
Farameter	Symbol	FIII/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High level input current	I <sub>IH</sub> (1)	• Port 1 • Port 3	Output disabled     Pull-up resistor off     V <sub>IN</sub> =V <sub>DD</sub> (including output Tr. off leakage current)	2.7 to 5.5			1	
	I <sub>IH</sub> (2)	RES	V <sub>IN</sub> =V <sub>DD</sub>	2.7 to 5.5			1	μΑ
Low level input current	Ιμ	• Port 1 • Port 3	Output disabled     Pull-up resistor off     V <sub>IN</sub> =V <sub>SS</sub> (including output Tr. off leakage current)	2.7 to 5.5	-1			
High level output	V <sub>OH</sub> (1)	CMOS output	I <sub>OH</sub> =-1mA	4.5 to 5.5	V <sub>DD</sub> -1			
voltage	V <sub>OH</sub> (2)	type port 1	I <sub>OH</sub> =-0.35mA	2.7 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (3)	CMOS output	I <sub>OH</sub> =-5mA	4.5 to 5.5	V <sub>DD</sub> -1.5			
	V <sub>OH</sub> (4)	type port 3	I <sub>OH</sub> =-0.7mA	2.7 to 5.5	V <sub>DD</sub> -0.4			V
Low level output	V <sub>OL</sub> (1)	Port 1	I <sub>OL</sub> =10mA	4.5 to 5.5			1.5	
voltage	V <sub>OL</sub> (2)		I <sub>OL</sub> =1.4mA	2.7 to 5.5			0.4	
	V <sub>OL</sub> (3)	Port 3	I <sub>OL</sub> =5mA	4.5 to 5.5			1.5	
	V <sub>OL</sub> (4)		I <sub>OL</sub> =0.7mA	2.7 to 5.5			0.4	
Pull-up resistance	Rpu(1)	• Port 1	V <sub>OH</sub> =0.9V <sub>DD</sub>	4.5 to 5.5	15	35	80	
	Rpu(2)	• Port 3		2.7 to 4.5	18	50	150	kΩ
	Rpu(3)	RES		2.7 to 5.5	216	360	504	
Hysteresis voltage	VHYS	• Port 1 • Port 3 • RES		2.7 to 5.5		0.1V <sub>DD</sub>		V
Pin capacitance	СР	All pins	VIN=VSS for pins other than that under test  f=1MHz Ta=25°C	2.7 to 5.5		10		pF

## Serial I/O Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = 0V$

## 1. SIO7 Serial I/O Characteristics (Note 4-1-1)

		Parameter	Symbol	Pin/	Conditions			Speci	ification	
		Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
	×	Frequency	tSCK(1)	SCK7(P12)	• See Fig. 4 (Note 4-1-2)		2			
	Input clock	Low level pulse width	tSCKL(1)			2.7 to 5.5	1			tCYC
Serial clock		High level pulse width	tSCKH(1)				1			1010
Serial	<del>S</del>	Frequency	tSCK(2)	SCK7(P12)	CMOS output selected     See Fig. 4.		4/3			
	Output clock	Low level pulse width	tSCKL(2)			2.7 to 5.5	1/2			tSCK
	pulse	High level pulse width	tSCKH(2)							
input	Da	ata setup time	tsDI(1)	SB7(P11), SI7(P11)	Must be specified with respect to rising edge of SIOCLK.     See Fig. 4.	2.7 to 5.5	0.03			
Serial input	Da	ata hold time	thDI(1)			2.7 10 5.5	0.03			
output	Input clock	Output delay time	tdDO(1)	SO7(P10), SB7(P11)	Must be specified with respect to rising edge of SIOCLK.     Must be specified as the time to the beginning of output state change in open drain output	0.74.55			1tCYC +0.05	μs
Serial	Serial output Output clock Inpu		tdDO(2)		mode • See Fig. 4.	2.7 to 5.5			(1/3)tCYC +0.05	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in transmission/reception mode, the time from SI7RUN being set when serial clock is "H" to the first falling edge of the serial clock must be longer than 1tCYC.

## Pulse Input Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = 0V$

Parameter	Cumbal	Pin/Remarks	Conditions			Specif	ication	tion	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min.	typ.	max.	unit	
High/low level pulse width	tPIH(1) tPIL(1)	INTA(P30), INTB(P31), INTD(P33), INTE (P10, P11, P14, P15), INTF(P12, P13, P16)	Interrupt source flag can be set.     Event inputs for timers 0 and 1 are enabled.	2.7 to 5.5	1				
tF tF	tPIH(2) tPIL(2)	INTC(P32) when noise filter time constant is "none"	Interrupt source flag can be set.     Event inputs for timer 0 are enabled.	2.7 to 5.5	1			10/0	
	tPIH(3) tPIL(3)	INTC(P32) when noise filter time constant is "1/16"	Interrupt source flag can be set.     Event inputs for timer 0 are enabled.	2.7 to 5.5	64			tCYC	
	tPIH(4) tPIL(4)	INTC(P32) when noise filter time constant is "1/32"	<ul><li>Interrupt source flag can be set.</li><li>Event inputs for timer 0 are enabled.</li></ul>	2.7 to 5.5	128				
	tPIH(5) tPIL(5)	INTC(P32) when noise filter time constant is "1/64"	Interrupt source flag can be set.     Event inputs for timer 0 are enabled.	2.7 to 5.5	256				
	tPIH(6) tPIL(6)	HCT1IN(P30)	Pulses can be recognized as signals by the high-speed pulse width/period counter 1.	2.7 to 5.5	3			H1CK (Note 5-1)	
	tPIH(7) tPIL(7)	HCT2IN(P11, P31)	Pulses can be recognized as signals by the high-speed pulse width/period counter 2.	2.7 to 5.5	6			H2CK (Note 5-2)	
	tPIL(8)	RES	Resetting is enabled.	2.7 to 5.5	200			μs	

Note 5-1: H1CK denotes the period of the base clock (1 to  $8 \times \text{high-speed RC}$  oscillation clock or system clock) for the high-speed pulse width/period counter 1.

Note 5-2: H2CK denotes the period of the base clock (2 to  $16 \times \text{high-speed RC}$  oscillation clock or system clock) for the high-speed pulse width/period counter 2.

## Comparator Characteristics at Ta=-40°C to +85°C, $V_{SS}1 = 0V$

			7 88					
Parameter	Symbol	Pin/Remarks	Conditions		Specification			
Farameter	Symbol		Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Common mode input voltage range	VCMIN	IN0+(P11), IN0-(P12), IN1+(P15),		2.7 to 5.5	V <sub>SS</sub>		V <sub>DD</sub> -1.5	>
Offset voltage	VOFF	IN1-(P16)	Within common mode input voltage range	2.7 to 5.5		±10	±30	mV
Response time	tRT		Within common mode input voltage range     Input amplitude=100mV     Overdrive=50mV	2.7 to 5.5		200	600	ns
Operation stabilization time (Note 6-1)	tCMW			2.7 to 5.5			1.0	μs

Note 6-1: The interval after CMPON is set till the operation gets stabilized.

## **AD** Converter Characteristics at $V_{SS}1 = 0V$

## <12-bits AD Converter Mode/Ta = -40°C to +85°C >

Parameter Symbol	Cumbal	Pin/Remarks	Conditions			Specifi	cation	
	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Resolution	N	AN0(P10) to		3.0 to 5.5		12		bit
Absolute accuracy	ET	AN6(P16)	(Note 7-1)	3.0 to 5.5			±16	LSB
Conversion time	Conversion time tCAD		See Conversion time calculation	4.0 to 5.5	38		104.3	
			method • (Note 7-2)	3.0 to 5.5	75.8		104.3	μs
Analog input voltage range	VAIN			3.0 to 5.5	VSS		$V_{DD}$	<b>V</b>
Analog port	IAINH		VAIN=V <sub>DD</sub>	3.0 to 5.5			1	
input current	IAINL		VAIN=V <sub>SS</sub>	3.0 to 5.5	-1			μΑ

## <8-bits AD Converter Mode/Ta = -40°C to +85°C >

Parameter Symbo	O wash all	Pin/Remarks	Conditions			Specifi	cation	
	Symbol	Pin/Remarks	Conditions	$V_{DD}[V]$	min	typ	max	unit
Resolution	N	AN0(P10) to		3.0 to 5.5		8		bit
Absolute accuracy	ET	AN6(P16)	(Note 7-1)	3.0 to 5.5			±1.5	LSB
Conversion time	tCAD		<ul> <li>See Conversion time calculation method.</li> <li>(Note 7-2)</li> </ul>	4.0 to 5.5	23.4		64.3	
				3.0 to 5.5	46.7		64.3	μs
Analog input voltage range	VAIN			3.0 to 5.5	$V_{SS}$		$V_{DD}$	٧
Analog port	<u> </u>	VAIN=V <sub>DD</sub>	3.0 to 5.5			1		
input current		VAIN=V <sub>SS</sub>	3.0 to 5.5	-1			μΑ	

#### Conversion time calculation formulas:

12-bits AD Converter Mode:  $tCAD(Conversion time) = ((52/(AD division ratio))+2)\times(1/3)\times tCYC$ 8-bits AD Converter Mode:  $tCAD(Conversion time) = ((32/(AD division ratio))+2)\times(1/3)\times tCYC$ 

## < Recommended Operating Conditions>

High-speed RC oscillation	Supply voltage range	System clock division ratio	Cycle time	AD division ratio	Conversion time (tCAD)		
(FmHRC)	(V <sub>DD</sub> )	(SYSDIV)	(tCYC)	(ADDIV)	12-bits AD	8-bits AD	
400411=/200411=	4.0V to 5.5V	1/1	300ns	1/8	41.8µs	25.8µs	
40MHz/20MHz	3.0V to 5.5V	1/1	300ns	1/16	83.4µs	51.4μs	

- Note 7-1: The quantization error  $(\pm 1/2LSB)$  is excluded from the absolute accuracy. The absolute accuracy is measured when no change occurs in the I/O state of the pins that are adjacent to the analog input channel during AD conversion processing.
- Note 7-2: The conversion time refers to the interval from the time a conversion starting instruction is issued till the time the complete digital conversion value against the analog input value is loaded in the result register.
  - \* The conversion time is 2 times the normal-time conversion time when:
  - The first AD conversion is performed in the 12-bit AD conversion mode after a system reset.
  - The first AD conversion is performed after the AD conversion mode is switched from 8-bit to 12-bit conversion mode.

## **Power-on Reset (POR) Characteristics** at Ta = -40°C to +85°C, $V_{SS}1 = 0$ V

						Specif	Specification			
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit		
POR release	PORRL		Option selected	2.87V	2.75	2.87	2.99			
voltage			• See Fig. 6. (Note 8-1)	3.86V	3.73	3.86	3.99			
				4.35V	4.21	4.35	4.49	V		
Detection voltage unknown state	POUKS		• See Fig. 6 (Note 8-2)			0.7	0.95			
Power supply rise time	PORIS		• Power startup time from V <sub>DD</sub> =0V to 2.8V.				100	ms		

Note 8-1: The POR release voltage can be selected from three levels when the low-voltage detection feature is deselected.

Note 8-2: There is an unpredictable period before the power-on reset transistor starts to turn on.

## Low Voltage Detection Reset (LVD) Characteristics at Ta = -40°C to +85°C, VSS1 = 0V

						Specifi	cation	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit
LVD reset Voltage	LVDET		Option selected.	2.81V	2.71	2.81	2.91	
(Note 9-2)			• See Fig. 7.	3.79V	3.69	3.79	3.89	V
			(Note 9-1) (Note 9-3)	4.28V	4.18	4.28	4.38	
LVD voltage	LVHYS		(Note 9-3)	2.81V		60		
hysteresis				3.79V		65		mV
				4.28V		65		
Detection voltage	LVUKS		• See Fig. 7.					
unknown state			(Note 9-4)			0.7	0.95	V
Minimum low voltage	tLVDW		• LVDET-0.5V					
detection width (response sensitivity)			• See Fig. 8.		0.2			ms

Note 9-1: The LVD reset voltage can be selected from three levels when the low-voltage detection feature is selected.

Note 9-2: The hysteresis voltage is not included in the LVD reset voltage value.

Note 9-3: There are cases when the LVD reset voltage value is exceeded when a greater change in the output level or large current is applied to the port.

Note 9-4: There is an unpredictable period before the low-voltage detection resetting transistor starts to run.

## Consumption Current Characteristics at Ta = -40 °C to +85 °C, $V_{SS}1 = 0V$

Parameter	Symbol Pin/ Conditions				Specification			
Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(1)	V <sub>DD</sub> 1	System clock set to high-speed RC, 10MHz     (1/4 of 40MHz)			7.8	14	
(Note 10-1)	IDDOP(3) • Syr		Medium-speed RC oscillation stopped     System clock frequency division ratio set to 1/1	2.7 to 3.6		4.9	9.4	
		FmHRC=20MHz oscillation mode     System clock set to high-speed RC, 10MHz     (1/2 of 20MHz)	4.5 to 5.5		7.1	12.8		
	IDDOP(4)		Medium-speed RC oscillation stopped     System clock frequency division ratio set to 1/1	2.7 to 3.6		4.5	8.6	
	IDDOP(5)		<ul><li> High-speed RC oscillation stopped</li><li> System clock set to medium-speed RC</li></ul>	4.5 to 5.5		0.60	1.9	
	IDDOP(6)		oscillation mode • System clock frequency division ratio set to 1/2	2.7 to 3.6		0.38	1.3	
HALT mode consumption current	IDDHALT(1)		HALT mode     FmHRC=40MHz oscillation mode     System clock set to high-speed RC,	4.5 to 5.5		3.2	5.0	mA
(Note 10-1)	IDDHALT(2)		<ul> <li>10MHz (1/4 of 40MHz)</li> <li>Medium-speed RC oscillation stopped</li> <li>System clock frequency division ratio set to 1/1</li> </ul>	2.7 to 3.6		2.0	3.1	
	IDDHALT(3)		HALT mode FmHRC=20MHz oscillation mode System clock set to high-speed RC,	4.5 to 5.5		2.5	3.9	
	IDDHALT(4)		<ul> <li>10MHz (1/2 of 20MHz)</li> <li>Medium-speed RC oscillation stopped</li> <li>System clock frequency division ratio set to 1/1</li> </ul>	2.7 to 3.6		1.6	2.5	
	IDDHALT(5)		HALT mode  • High-speed RC oscillation stopped  • System clock set to medium-speed RC	4.5 to 5.5		0.32	1.0	
	IDDHALT(6)		oscillation mode  • System clock frequency division ratio set to 1/2	2.7 to 3.6		0.16	0.55	
HOLD mode	IDDHOLD(1)		HOLD mode	4.5 to 5.5		0.04	3.0	
consumption	IDDHOLD(2)		• Ta=-10°C to +50°C	2.7 to 3.6		0.02	1.8	
current (Note 10-1)	IDDHOLD(3)		HOLD mode	4.5 to 5.5		0.04	34	
,	IDDHOLD(4)		• Ta=-40°C to +85°C	2.7 to 3.6		0.02	22	
	IDDHOLD(5)		HOLD mode	4.5 to 5.5		3.1	6.8	
	IDDHOLD(6)		LVD option selected     Ta=-10°C to +50°C	2.7 to 3.6		2.4	4.2	
	IDDHOLD(7)		HOLD mode  • LVD option selected	4.5 to 5.5		3.1	39	
	IDDHOLD(8)		• Ta=-40°C to +85°C	2.7 to 3.6		2.4	25	μΑ
	IDDHOLD(9)		HOLD mode  • Watchdog timer active	4.5 to 5.5		3.4	10	
	IDDHOLD(10)		• Ta=-10°C to +50°C	2.7 to 3.6		1.7	6.0	
	IDDHOLD(11)		HOLD mode	4.5 to 5.5		3.4	42	
	IDDHOLD(12)		<ul><li>Watchdog timer active</li><li>Ta=-40°C to +85°C</li></ul>	2.7 to 3.6		1.7	27	
	IDDHOLD(13)		HOLD mode	4.5 to 5.5		110	160	
	IDDHOLD(14)		<ul> <li>Comparator active (IN+=V<sub>DD</sub>, IN-=V<sub>SS</sub>)</li> </ul>	2.7 to 3.6		65	100	

Note 10-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

## F-ROM Programming Characteristics at $Ta = +10^{\circ}C$ to $+55^{\circ}C$ , $V_{SS}1 = 0V$

Parameter	Cumbal	Pin/Remarks	Conditions			Specifi	ation			
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit		
Onboard programming current	IDDFW	V <sub>DD</sub> 1	Microcontroller consumption current is excluded.	3.0 to 5.5		5	10	mA		
Programming	tFW(1)		Erase operation	3.0 to 5.5		20	30	ms		
time	tFW(2)		Programming operation	3.0 (0 5.5		40	60	μs		

## Power Pin Treatment Recommendations (VDD1, VSS1)

Connect bypass capacitors that meet the following conditions between the  $V_{DD}1$  and  $V_{SS}1$  pins:

- Connect among the V<sub>DD</sub>1 and V<sub>SS</sub>1 pins and bypass capacitors C1 and C2 with the shortest possible heavy lead wires, making sure that the impedances between the both pins and the bypass capacitors are as equal as possible (L1=L1', L2=L2').
- Connect a large-capacity capacitor C1 and a small-capacity capacitor C2 in parallel. The capacitance of C2 should be approximately 0.1µF.








Figure 1 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Release Signal and Oscillation Stabilization Time

Figure 2 Oscillation Stabilization Times



#### Note:

The external peripheral circuit differs depending on the way in which the power-on reset and low-voltage detection reset functions are used. Refer to the Chapter, entitled "Reset Function", of the user's manual.

Figure 3 Sample Reset Circuit




Figure 4 Serial I/O Waveforms




Figure 5 Pulse Input Timing Signal Waveform




Figure 6 Example of POR Only (LVD Deselected) Mode Waveforms (at Reset Pin with RRES Pull-up Resistor Only)

- The POR circuit generates a reset signal only when the power voltage is raised from the VSS level.
- No stable reset signal is generated if power is turned on again when the power voltage does not go down to the VSS level as shown in (a). If this case is anticipated, use the LVD function as explained below or configure an external reset circuit.
- A reset is effected only when power is turned on again after the power voltage goes down to and remains at the VSS level for 100µs or longer as shown in (b).




Figure 7 Example of POR + LVD Mode Waveforms (at Reset Pin with RRESS Pull-up Resistor Only)

- A reset is effected both when power is turned on and when it goes down.
- The hysteresis width (LVHYS) is introduced in the LVD circuit to prevent the iterations of the IC entering and exiting the reset state near the detection threshold level.




Figure 8 Minimum Low Voltage Detection Width (Example of Short Interruption of Power/Power Fluctuation Waveform)

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of October, 2008. Specifications and information herein are subject to change without notice.