## Features

- High Performance, Low Power AVR ${ }^{\circledR}$ 8-Bit Microcontroller
- Advanced RISC Architecture
- 120 Powerful Instructions - Most Single Clock Cycle Execution
- $32 \times 8$ General Purpose Working Registers
- Fully Static Operation
- High Endurance, Non-Volatile Memory Segments
- 2K/4K Bytes of In-System, Self-Programmable Flash Program Memory
- Endurance: 10,000 Write/Erase Cycles
- 128/256 Bytes of In-System Programmable EEPROM
- Endurance: 100,000 Write/Erase Cycles
- 128/256 Bytes of Internal SRAM
- Data retention: 20 years at $85^{\circ} \mathrm{C} / 100$ years at $25^{\circ} \mathrm{C}$
- Programming Lock for Self-Programming Flash \& EEPROM Data Security
- Peripheral Features
- One 8-Bit and One 16-Bit Timer/Counter with Two PWM Channels, Each
- 10-bit ADC
- 8 Single-Ended Channels
- 12 Differential ADC Channel Pairs with Programmable Gain (1x / 20x)
- Programmable Watchdog Timer with Separate On-chip Oscillator
- On-Chip Analog Comparator
- Universal Serial Interface
- Special Microcontroller Features
- debugWIRE On-chip Debug System
- In-System Programmable via SPI Port
- Internal and External Interrupt Sources
- Pin Change Interrupt on 12 Pins
- Low Power Idle, ADC Noise Reduction, Standby and Power-Down Modes
- Enhanced Power-on Reset Circuit
- Programmable Brown-Out Detection Circuit with Software Disable Function
- Internal Calibrated Oscillator
- On-Chip Temperature Sensor
- I/O and Packages
- Available in 20-Pin QFN/MLF \& 14-Pin SOIC and PDIP
- Twelve Programmable I/O Lines
- Operating Voltage:
- 1.8 - 5.5 V
- Speed Grade:
- 0-4 MHz @ 1.8-5.5V
- 0-10 MHz @ 2.7-5.5V
- 0-20 MHz @ 4.5-5.5V
- Industrial Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Low Power Consumption
- Active Mode:
- $210 \mu \mathrm{~A}$ at 1.8 V and 1 MHz
- Idle Mode:
- $33 \mu \mathrm{~A}$ at 1.8 V and 1 MHz
- Power-Down Mode:
- $0.1 \mu \mathrm{~A}$ at 1.8 V and $25^{\circ} \mathrm{C}$


## 1. Pin Configurations

Figure 1-1. Pinout of ATtiny24A/44A

## PDIP/SOIC



## QFN/MLF

 soldered to ground.
DNC: Do Not Connect

### 1.1 Pin Descriptions

### 1.1.1 VCC <br> Supply voltage.

1.1.2 GND

Ground.

### 1.1.3 Port B (PB3...PB0)

Port B is a 4-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability except PB3 which has the RESET capability. To use pin PB3 as an I/O pin, instead of RESET pin, program (' 0 ') RSTDISBL fuse. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATtiny24A/44A as listed in Section 10.2 "Alternate Port Functions" on page 57.

## $\overline{1.1 .4} \quad \overline{R E S E T}$

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running and provided the reset pin has not been disabled. The minimum pulse length is given in Table 20-4 on page 176. Shorter pulses are not guaranteed to generate a reset.

The reset pin can also be used as a (weak) I/O pin.

### 1.1.5 Port A (PA7...PA0)

Port A is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.
Port A has alternate functions as analog inputs for the ADC, analog comparator, timer/counter, SPI and pin change interrupt as described in "Alternate Port Functions" on page 57.
2. Overview

ATtiny24A/44A are low-power CMOS 8-bit microcontrollers based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny24A/44A achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Figure 2-1. Block Diagram


The AVR core combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATtiny24A/44A provides the following features: $2 \mathrm{~K} / 4 \mathrm{~K}$ byte of In-System Programmable Flash, 128/256 bytes EEPROM, 128/256 bytes SRAM, 12 general purpose I/O lines, 32 general purpose working registers, an 8 -bit Timer/Counter with two PWM channels, a 16-bit timer/counter with two PWM channels, Internal and External Interrupts, a 8-channel 10-bit ADC, programmable gain stage ( $1 \mathrm{x}, 20 \mathrm{x}$ ) for 12 differential ADC channel pairs, a programmable Watchdog Timer with internal oscillator, internal calibrated oscillator, and four software selectable power saving modes. Idle mode stops the CPU while allowing the SRAM, Timer/Counter, ADC, Analog Comparator, and Interrupt system to continue functioning. ADC Noise Reduction mode minimizes switching noise during ADC conversions by stopping the CPU and all I/O modules except the ADC. In Power-down mode registers keep their contents and all chip functions are disbaled until the next interrupt or hardware reset. In Standby mode, the crystal/resonator oscillator is running while the rest of the device is sleeping, allowing very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The onchip ISP Flash allows the Program memory to be re-programmed in-system through an SPI serial interface, by a conventional non-volatile memory programmer or by an on-chip boot code running on the AVR core.
The ATtiny24A/44A AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators and Evaluation kits.

## 3. About

### 3.1 Resources

A comprehensive set of drivers, application notes, data sheets and descriptions on development tools are available for download at http://www.atmel.com/avr.

### 3.2 Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

For I/O Registers located in the extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically, this means "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR". Note that not all AVR devices include an extended I/O map.

### 3.3 Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at $85^{\circ} \mathrm{C}$ or 100 years at $25^{\circ} \mathrm{C}$.

### 3.4 Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device has been characterized.

## 4. Register Summary

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x3F (0x5F) | SREG | I | T | H | S | V | N | Z | C | Page 8 |
| 0x3E (0x5E) | SPH | - | - | - | - | - | - | SP9 | SP8 | Page 10 |
| 0x3D (0x5D) | SPL | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SP0 | Page 10 |
| 0x3C (0x5C) | OCROB | Timer/Counter0 - Output Compare Register B |  |  |  |  |  |  |  | Page 83 |
| 0x3B (0x5B) | GIMSK | - | INT0 | PCIE1 | PCIE0 | - | - | - | - | Page 49 |
| $0 \times 3 \mathrm{~A}(0 \times 5 \mathrm{~A}$ | GIFR | - | INTF0 | PCIF1 | PCIF0 | - | - | - | - | Page 50 |
| $0 \times 39$ (0x59) | TIMSK0 | - | - | - | - | - | OCIEOB | OCIEOA | TOIE0 | Page 83 |
| $0 \times 38$ (0x58) | TIFR0 |  | - | - | - | - | OCFOB | OCFOA | TOV0 | Page 83 |
| $0 \times 37$ (0x57) | SPMCSR | - | - | RSIG | CTPB | RFLB | PGWRT | PGERS | SPMEN | Page 156 |
| $0 \times 36$ (0x56) | OCROA | Timer/Counter0 - Output Compare Register A |  |  |  |  |  |  |  | Page 82 |
| $0 \times 35$ (0x55) | MCUCR | BODS | PUD | SE | SM1 | SM0 | BODSE | ISC01 | ISC00 | Pages 35, 49, and 65 |
| $0 \times 34$ (0x54) | MCUSR | - | - | - | - | WDRF | BORF | EXTRF | PORF | Page 43 |
| $0 \times 33$ (0x53) | TCCR0B | FOC0A | FOCOB | - | - | WGM02 | CS02 | CS01 | CS00 | Page 81 |
| 0x32 (0x52) | TCNT0 | Timer/Counter0 |  |  |  |  |  |  |  | Page 82 |
| $0 \times 31$ (0x51) | OSCCAL | CAL7 | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CALO | Page 29 |
| $0 \times 30$ (0x50) | TCCROA | COM0A1 | COMOAO | COM0B1 | COM0B0 | - |  | WGM01 | WGM00 | Page 78 |
| 0x2F (0x4F) | TCCR1A | COM1A1 | COM1A0 | COM1B1 | COM1B0 | - |  | WGM11 | WGM10 | Page 106 |
| 0x2E (0x4E) | TCCR1B | ICNC1 | ICES1 | - | WGM13 | WGM12 | CS12 | CS11 | CS10 | Page 108 |
| 0x2D (0x4D) | TCNT1H | Timer/Counter1 - Counter Register High Byte |  |  |  |  |  |  |  | Page 110 |
| 0x2C (0x4C) | TCNT1L | Timer/Counter1 - Counter Register Low Byte |  |  |  |  |  |  |  | Page 110 |
| 0x2B (0x4B) | OCR1AH | Timer/Counter1 - Compare Register A High Byte |  |  |  |  |  |  |  | Page 110 |
| $0 \times 2 \mathrm{~A}(0 \times 4 \mathrm{~A})$ | OCR1AL | Timer/Counter1 - Compare Register A Low Byte |  |  |  |  |  |  |  | Page 110 |
| $0 \times 29$ (0x49) | OCR1BH | Timer/Counter1 - Compare Register B High Byte |  |  |  |  |  |  |  | Page 110 |
| $0 \times 28$ (0x48) | OCR1BL | Timer/Counter1- Compare Register B Low Byte |  |  |  |  |  |  |  | Page 110 |
| 0x27 (0x47) | DWDR | DWDR[7:0] |  |  |  |  |  |  |  | Page 151 |
| $0 \times 26$ (0x46) | CLKPR | CLKPCE | - | - | - | CLKPS3 | CLKPS2 | CLKPS1 | CLKPSO | Page 30 |
| 0x25 (0x45) | ICR1H | Timer/Counter1 - Input Capture Register High Byte |  |  |  |  |  |  |  | Page 111 |
| $0 \times 24$ (0x44) | ICR1L | Timer/Counter1 - Input Capture Register Low Byte |  |  |  |  |  |  |  | Page 111 |
| $0 \times 23$ (0x43) | GTCCR | TSM | - | - | - | - | - | - | PSR10 | Page 114 |
| 0x22 (0x42) | TCCR1C | FOC1A | FOC1B | - | - | - | - | - | - | Page 109 |
| $0 \times 21$ (0x41) | WDTCSR | WDIF | WDIE | WDP3 | WDCE | WDE | WDP2 | WDP1 | WDP0 | Page 43 |
| $0 \times 20$ (0x40) | PCMSK1 | - | - | - | - | PCINT11 | PCINT10 | PCINT9 | PCINT8 | Page 50 |
| 0x1F (0x3F) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x1E (0x3E) | EEARL | EEPROM Data Register Ene |  |  |  |  |  |  |  | Page 20 |
| 0x1D (0x3D) | EEDR |  |  |  |  |  |  |  |  | Page 21 |
| 0x1C (0x3C) | EECR | - | - | EEPM1 | EEPM0 | EERIE | EEMPE | EEPE | EERE | Page 21 |
| 0x1B (0x3B) | PORTA | PORTA7 | PORTA6 | PORTA5 | PORTA4 | PORTA3 | PORTA2 | PORTA1 | PORTAO | Page 65 |
| $0 \times 1 \mathrm{~A}(0 \times 3 \mathrm{~A})$ | DDRA | DDA7 | DDA6 | DDA5 | DDA4 | DDA3 | DDA2 | DDA1 | DDA0 | Page 65 |
| 0x19 (0x39) | PINA | PINA7 | PINA6 | PINA5 | PINA4 | PINA3 | PINA2 | PINA1 | PINAO | Page 66 |
| $0 \times 18$ (0x38) | PORTB | - | - | - | - | PORTB3 | PORTB2 | PORTB1 | PORTB0 | Page 66 |
| $0 \times 17$ (0x37) | DDRB | - | - | - | - | DDB3 | DDB2 | DDB1 | DDB0 | Page 66 |
| $0 \times 16$ (0x36) | PINB | - | - | - | - | PINB3 | PINB2 | PINB1 | PINB0 | Page 66 |
| $0 \times 15$ (0x35) | GPIOR2 | General Purpose I/O Register 2 |  |  |  |  |  |  |  | Page 22 |
| 0x14 (0x34) | GPIOR1 | General Purpose I/O Register 1 |  |  |  |  |  |  |  | Page 22 |
| $0 \times 13$ (0x33) | GPIOR0 | General Purpose 1/O Register 0 |  |  |  |  |  |  |  | Page 22 |
| 0x12 (0x32) | PCMSK0 | PCINT7 | PCINT6 | PCINT5 | PCINT4 | PCINT3 | PCINT2 | PCINT1 | PCINTO | Page 51 |
| 0x11 (0x31)) | Reserved | - |  |  |  |  |  |  |  |  |
| $0 \times 10$ (0x30) | USIBR | USI Buffer Register |  |  |  |  |  |  |  | Page 127 |
| 0x0F (0x2F) | USIDR | USI Data Register |  |  |  |  |  |  |  | Page 123 |
| 0x0E (0x2E) | USISR | USISIF | USIOIF | USIPF | USIDC | USICNT3 | USICNT2 | USICNT1 | USICNT0 | Page 128 |
| 0x0D (0x2D) | USICR | USISIE | USIOIE | USIWM1 | USIWM0 | USICS1 | USICS0 | USICLK | USITC | Page 128 |
| 0x0C (0x2C) | TIMSK1 | - | - | ICIE1 | - | - | OCIE1B | OCIE1A | TOIE1 | Page 111 |
| 0x0B (0x2B) | TIFR1 | - | - | ICF1 | - | - | OCF1B | OCF1A | TOV1 | Page 112 |
| 0x0A (0x2A) | Reserved | - |  |  |  |  |  |  |  |  |
| $0 \times 09$ (0x29) | Reserved | - |  |  |  |  |  |  |  |  |
| $0 \times 08$ (0x28) | ACSR | ACD | ACBG | ACO | ACI | ACIE | ACIC | ACIS1 | ACISO | Page 129 |
| $0 \times 07$ (0x27) | ADMUX | REFS1 | REFSO | MUX5 | MUX4 | MUX3 | MUX2 | MUX1 | MUXO | Page 144 |
| $0 \times 06$ (0x26) | ADCSRA | ADEN | ADSC | ADATE | ADIF | ADIE | ADPS2 | ADPS1 | ADPS0 | Page 146 |
| $0 \times 05$ (0x25) | ADCH | ADC Data Register High Byte |  |  |  |  |  |  |  | Page 148 |
| $0 \times 04$ (0x24) | ADCL | ADC Data Register Low Byte |  |  |  |  |  |  |  | Page 148 |
| $0 \times 03$ (0x23) | ADCSRB | BIN | ACME | - | ADLAR | - | ADTS2 | ADTS1 | ADTS0 | Page 130, Page 148 |
| $0 \times 02$ (0x22) | Reserved | - |  |  |  |  |  |  |  |  |
| $0 \times 01$ (0x21) | DIDR0 | ADC7D | ADC6D | ADC5D | ADC4D | ADC3D | ADC2D | ADC1D | ADCOD | Page 131, Page 149 |
| 0x00 (0x20) | PRR | - | - | - | - | PRTIM1 | PRTIM0 | PRUSI | PRADC | Page 36 |

Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
2. I/O Registers within the address range $0 \times 00-0 \times 1 F$ are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operation the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers $0 \times 00$ to $0 \times 1 \mathrm{~F}$ only.

## 5. Instruction Set Summary

| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC AND LOGIC INSTRUCTIONS |  |  |  |  |  |
| ADD | Rd, Rr | Add two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}$ | Z,C,N, V, H | 1 |
| ADC | Rd, Rr | Add with Carry two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}+\mathrm{C}$ | Z,C,N, V, H | 1 |
| ADIW | Rdl, K | Add Immediate to Word | Rdh:Rdl $\leftarrow$ Rdh:Rdl +K | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}$ | Z,C,N,V,H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}$ | Z,C,N,V,H | 1 |
| SBC | Rd, Rr | Subtract with Carry two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$ | Z,C,N,V,H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}-\mathrm{C}$ | Z,C,N, V, H | 1 |
| SBIW | Rdl, K | Subtract Immediate from Word | Rdh:RdI $\leftarrow$ Rdh:Rdl - K | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \cdot \mathrm{Rr}$ | Z,N,V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{K}$ | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rdv} \mathrm{Rr}$ | Z,N,V |  |
| ORI | Rd, K | Logical OR Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{Rd}$ v K | Z,N,V | 1 |
| EOR | Rd, Rr | Exclusive OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rr}$ | Z,N,V | 1 |
| COM | Rd | One's Complement | $\mathrm{Rd} \leftarrow 0 \mathrm{xFF}-\mathrm{Rd}$ | Z,C,N,V | 1 |
| NEG | Rd | Two's Complement | $\mathrm{Rd} \leftarrow 0 \times 00-\mathrm{Rd}$ | Z,C,N,V,H | 1 |
| SBR | Rd, K | Set Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} v \mathrm{~K}$ | Z,N,V | 1 |
| CBR | Rd, K | Clear Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet(0 x F F-K)$ | Z,N,V | 1 |
| INC | Rd | Increment | $\mathrm{Rd} \leftarrow \mathrm{Rd}+1$ | Z,N,V | 1 |
| DEC | Rd | Decrement | $\mathrm{Rd} \leftarrow \mathrm{Rd}-1$ | Z,N,V | 1 |
| TST | Rd | Test for Zero or Minus | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rd}$ | Z,N,V | 1 |
| CLR | Rd | Clear Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rd}$ | Z,N,V | 1 |
| SER | Rd | Set Register | $\mathrm{Rd} \leftarrow 0 \mathrm{xFF}$ | None | 1 |
| BRANCH INSTRUCTIONS |  |  |  |  |  |
| RJMP | k | Relative Jump | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 2 |
| IJMP |  | Indirect Jump to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None | 2 |
| RCALL | k | Relative Subroutine Call | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 3 |
| ICALL |  | Indirect Call to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None | 3 |
| RET |  | Subroutine Return | $\mathrm{PC} \leftarrow$ STACK | None | 4 |
| RETI |  | Interrupt Return | $\mathrm{PC} \leftarrow$ STACK | I | 4 |
| CPSE | Rd, Rr | Compare, Skip if Equal | if ( $\mathrm{Rd}=\mathrm{Rr}$ ) $\mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| CP | Rd, Rr | Compare | $\mathrm{Rd}-\mathrm{Rr}$ | Z, N, V, C, H | 1 |
| CPC | Rd, Rr | Compare with Carry | $\mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$ | Z, N, V, C, H | 1 |
| CPI | Rd, K | Compare Register with Immediate | Rd-K | Z, N, V, C, H | 1 |
| SBRC | Rr, b | Skip if Bit in Register Cleared | if $(\operatorname{Rr}(\mathrm{b})=0) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBRS | Rr, b | Skip if Bit in Register is Set | if $(\operatorname{Rr}(\mathrm{b})=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | if $(P(b)=0) P C \leftarrow P C+2$ or 3 | None | 1/2/3 |
| SBIS | P, b | Skip if Bit in I/O Register is Set | if $(P(b)=1) P C \leftarrow P C+2$ or 3 | None | 1/2/3 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) $=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) $=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BREQ | k | Branch if Equal | if $(Z=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRNE | k | Branch if Not Equal | if $(Z=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRCS | k | Branch if Carry Set | if ( $\mathrm{C}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if ( $\mathrm{C}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if ( $\mathrm{C}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLO | k | Branch if Lower | if ( $\mathrm{C}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRMI | k | Branch if Minus | if $(\mathrm{N}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRPL | k | Branch if Plus | if ( $\mathrm{N}=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRGE | k | Branch if Greater or Equal, Signed | if ( $\mathrm{N} \oplus \mathrm{V}=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLT | k | Branch if Less Than Zero, Signed | if $(\mathrm{N} \oplus \mathrm{V}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHS | k | Branch if Half Carry Flag Set | if ( $\mathrm{H}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHC | k | Branch if Half Carry Flag Cleared | if ( $\mathrm{H}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTS | k | Branch if T Flag Set | if $(\mathrm{T}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTC | k | Branch if T Flag Cleared | if ( $\mathrm{T}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRVS | k | Branch if Overflow Flag is Set | if $(\mathrm{V}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRVC | k | Branch if Overflow Flag is Cleared | if $(\mathrm{V}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRIE | k | Branch if Interrupt Enabled | if $(\mathrm{I}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRID | k | Branch if Interrupt Disabled | if $(1=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BIT AND BIT-TEST INSTRUCTIONS |  |  |  |  |  |
| SBI | P, b | Set Bit in I/O Register | $\mathrm{l} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 1$ | None | 2 |
| CBI | P, b | Clear Bit in I/O Register | $\mathrm{l} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 0$ | None | 2 |
| LSL | Rd | Logical Shift Left | $\operatorname{Rd}(\mathrm{n}+1) \leftarrow \operatorname{Rd}(\mathrm{n}), \mathrm{Rd}(0) \leftarrow 0$ | Z,C,N, V | 1 |
| LSR | Rd | Logical Shift Right | $\operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \operatorname{Rd}(7) \leftarrow 0$ | Z,C,N,V | 1 |
| ROL | Rd | Rotate Left Through Carry | $\mathrm{Rd}(0) \leftarrow \mathrm{C}, \mathrm{Rd}(\mathrm{n}+1) \leftarrow \mathrm{Rd}(\mathrm{n}), \mathrm{C} \leftarrow \mathrm{Rd}(7)$ | Z,C,N,V | 1 |


| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ROR | Rd | Rotate Right Through Carry | $\operatorname{Rd}(7) \leftarrow C, \operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{C} \leftarrow \operatorname{Rd}(0)$ | Z,C,N,V | 1 |
| ASR | Rd | Arithmetic Shift Right | $\operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{n}=0 . .6$ | Z,C,N, V | 1 |
| SWAP | Rd | Swap Nibbles | $\operatorname{Rd}(3 . .0) \leftarrow \operatorname{Rd}(7 . .4), \operatorname{Rd}(7 . .4) \leftarrow \operatorname{Rd}(3 . .0)$ | None | 1 |
| BSET | s | Flag Set | SREG(s) $\leftarrow 1$ | SREG(s) | 1 |
| BCLR | s | Flag Clear | SREG(s) $\leftarrow 0$ | SREG(s) | 1 |
| BST | Rr, b | Bit Store from Register to $T$ | $\mathrm{T} \leftarrow \operatorname{Rr}$ ( $\mathrm{b}^{\text {c }}$ | T | 1 |
| BLD | Rd, b | Bit load from T to Register | $\operatorname{Rd}(\mathrm{b}) \leftarrow \mathrm{T}$ | None | 1 |
| SEC |  | Set Carry | $C \leftarrow 1$ | C | 1 |
| CLC |  | Clear Carry | $C \leftarrow 0$ | C | 1 |
| SEN |  | Set Negative Flag | $N \leftarrow 1$ | N | 1 |
| CLN |  | Clear Negative Flag | $N \leftarrow 0$ | N | 1 |
| SEZ |  | Set Zero Flag | $\mathrm{Z} \leftarrow 1$ | Z | 1 |
| CLZ |  | Clear Zero Flag | $\mathrm{Z} \leftarrow 0$ | Z | 1 |
| SEI |  | Global Interrupt Enable | $1 \leftarrow 1$ | 1 | 1 |
| CLI |  | Global Interrupt Disable | $1 \leftarrow 0$ | 1 | 1 |
| SES |  | Set Signed Test Flag | $S \leftarrow 1$ | S | 1 |
| CLS |  | Clear Signed Test Flag | $\mathrm{S} \leftarrow 0$ | S | 1 |
| SEV |  | Set Twos Complement Overflow. | $V \leftarrow 1$ | V | 1 |
| CLV |  | Clear Twos Complement Overflow | $\mathrm{V} \leftarrow 0$ | V | 1 |
| SET |  | Set T in SREG | $\mathrm{T} \leftarrow 1$ | T | 1 |
| CLT |  | Clear T in SREG | $\mathrm{T} \leftarrow 0$ | T | 1 |
| SEH |  | Set Half Carry Flag in SREG | $\mathrm{H} \leftarrow 1$ | H | 1 |
| CLH |  | Clear Half Carry Flag in SREG | $\mathrm{H} \leftarrow 0$ | H | 1 |
| DATA TRANSFER INSTRUCTIONS |  |  |  |  |  |
| MOV | Rd, Rr | Move Between Registers | $\mathrm{Rd} \leftarrow \mathrm{Rr}$ | None | 1 |
| MOVW | Rd, Rr | Copy Register Word | $\mathrm{Rd}+1: \mathrm{Rd} \leftarrow \mathrm{Rr}+1: \mathrm{Rr}$ | None | 1 |
| LDI | Rd, K | Load Immediate | $\mathrm{Rd} \leftarrow \mathrm{K}$ | None | 1 |
| LD | Rd, X | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{X})$ | None | 2 |
| LD | Rd, $\mathrm{X}_{+}$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{X}), \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| LD | Rd, - X | Load Indirect and Pre-Dec. | $\mathrm{X} \leftarrow \mathrm{X}-1, \mathrm{Rd} \leftarrow(\mathrm{X})$ | None | 2 |
| LD | Rd, Y | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LD | Rd, $\mathrm{Y}+$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{Y}), \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| LD | Rd, - Y | Load Indirect and Pre-Dec. | $\mathrm{Y} \leftarrow \mathrm{Y}-1, \mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LDD | Rd, $\mathrm{Y}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Y}+\mathrm{q})$ | None | 2 |
| LD | Rd, Z | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LD | Rd, $\mathrm{Z}_{+}$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| LD | Rd, -Z | Load Indirect and Pre-Dec. | $\mathrm{Z} \leftarrow \mathrm{Z}-1, \mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LDD | Rd, $\mathrm{Z}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Z}+\mathrm{q})$ | None | 2 |
| LDS | Rd, k | Load Direct from SRAM | $\mathrm{Rd} \leftarrow(\mathrm{k})$ | None | 2 |
| ST | X, Rr | Store Indirect | $(\mathrm{X}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | X + , Rr | Store Indirect and Post-Inc. | $(\mathrm{X}) \leftarrow \mathrm{Rr}, \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| ST | - $\mathrm{X}, \mathrm{Rr}$ | Store Indirect and Pre-Dec. | $\mathrm{X} \leftarrow \mathrm{X}-1,(\mathrm{X}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | Y, Rr | Store Indirect | $(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | Y + , Rr | Store Indirect and Post-Inc. | $(\mathrm{Y}) \leftarrow \mathrm{Rr}, \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| ST | $-\mathrm{Y}, \mathrm{Rr}$ | Store Indirect and Pre-Dec. | $\mathrm{Y} \leftarrow \mathrm{Y}-1,(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | $\mathrm{Y}+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(\mathrm{Y}+\mathrm{q}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | $\mathrm{Z}, \mathrm{Rr}$ | Store Indirect | $(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | Z + , Rr | Store Indirect and Post-Inc. | $(Z) \leftarrow \operatorname{Rr}, \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| ST | -Z, Rr | Store Indirect and Pre-Dec. | $\mathrm{Z} \leftarrow \mathrm{Z}-1,(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | $\mathrm{Z}+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(Z+q) \leftarrow \operatorname{Rr}$ | None | 2 |
| STS | k, Rr | Store Direct to SRAM | $(\mathrm{k}) \leftarrow \mathrm{Rr}$ | None | 2 |
| LPM |  | Load Program Memory | $\mathrm{R} 0 \leftarrow(\mathrm{Z})$ | None | 3 |
| LPM | Rd, Z | Load Program Memory | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 3 |
| LPM | Rd, $\mathrm{Z}_{+}$ | Load Program Memory and Post-Inc | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 3 |
| SPM |  | Store Program Memory | (z) $\leftarrow \mathrm{R} 1: \mathrm{R} 0$ | None |  |
| IN | Rd, P | In Port | $\mathrm{Rd} \leftarrow \mathrm{P}$ | None | 1 |
| OUT | $\mathrm{P}, \mathrm{Rr}$ | Out Port | $\mathrm{P} \leftarrow \mathrm{Rr}$ | None | 1 |
| PUSH | Rr | Push Register on Stack | STACK $\leftarrow \mathrm{Rr}$ | None | 2 |
| POP | Rd | Pop Register from Stack | $\mathrm{Rd} \leftarrow$ STACK | None | 2 |
| MCU CONTROL INSTRUCTIONS |  |  |  |  |  |
| NOP |  | No Operation |  | None | 1 |
| SLEEP |  | Sleep | (see specific descr. for Sleep function) | None | 1 |
| WDR |  | Watchdog Reset | (see specific descr. for WDR/Timer) | None | 1 |
| BREAK |  | Break | For On-chip Debug Only | None | N/A |

## 6. Ordering Information

### 6.1 ATtiny24A

| Speed (MHz) | Power Supply | Ordering Code $^{(1)}$ | Package $^{(2)}$ | Operational Range |
| :---: | :---: | :--- | :--- | :--- |
| 20 | $1.8-5.5 \mathrm{~V}$ | ATtiny24A-SSU | ATtiny24A-PU | 14 S 1 |
|  |  | 14 P 3 |  |  |
|  |  | ATtiny24A-MMH | 20 M 11 | Industrial |
|  |  | 20 M 2 | $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |  |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

| Package Type |  |
| :--- | :--- |
| 14S1 | 14-lead, 0.150" Wide Body, Plastic Gull Wing Small Outline Package (SOIC) |
| 14P3 | 14-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) |
| 20M1 | 20-pad, $4 \times 4 \times 0.8 \mathrm{~mm}$ Body, Quad Flat No Lead / Micro Lead Frame Package (QFN/MLF) |
| 20M2 | 20-pad, $3 \times 3 \times 0.85 \mathrm{~mm}$ Body, Very Thin Quad Flat No Lead Package (VQFN) |

### 6.2 ATtiny44A

| Speed (MHz) | Power Supply | Ordering Code ${ }^{(1)}$ | Package $^{(2)}$ | Operational Range |
| :---: | :---: | :--- | :--- | :--- |
| 20 | $1.8-5.5 \mathrm{~V}$ | ATtiny44A-SSU | ATtiny44A-PU | 14 S 1 |
|  |  | 14 P 3 |  |  |
|  |  | ATtiny44A-MMH | 20 M 11 | Industrial |
|  |  | 20 M 2 | $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |  |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

| Package Type |  |
| :--- | :--- |
| 14S1 | 14-lead, 0.150" Wide Body, Plastic Gull Wing Small Outline Package (SOIC) |
| 14P3 | 14-lead, 0.300 " Wide, Plastic Dual Inline Package (PDIP) |
| 20M1 | 20-pad, $4 \times 4 \times 0.8 \mathrm{~mm}$ Body, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |
| 20M2 | 20-pad, $3 \times 3 \times 0.85 \mathrm{~mm}$ Body, Very Thin Quad Flat No Lead Package (VQFN) |

## 7. Packaging Information

### 7.1 20M1




### 7.314 P 3



### 7.4 14S1



## 8. Errata

The revision letters in this section refer to the revision of the corresponding ATtiny24A/44A device.

### 8.1 ATtiny24A

8.1.1 Rev. G

Not sampled.
8.1.2 Rev. F

Not sampled.

### 8.2 ATtiny44A

8.2.1 Rev. F

No known errata.

### 8.2.2 Rev. E

Not sampled.

## 9. Datasheet Revision History

### 9.1 Rev A. 12/08

1. Initial revision. Created from document 8006 H .
2. Updated "Ordering Information" on page 17 and page 18. Pb-plated packages are no longer offered and there are no separate ordering codes for commercial operation range, the only available option now is industrial. Also, updated some order codes to reflect changes in leadframe composition and added VQFN package option.
3. Updated data sheet template.
4. Removed all references to 8 K device.
5. Updated characteristic plots of section "Typical Characteristics", starting on page 182.
6. Added characteristic plots:

- "Internal Bandgap Voltage vs. Supply Voltage" on page 202
- "Internal Bandgap Voltage vs. Temperature" on page 202

7. Updated sections:

- "Features" on page 1
- "Power Reduction Register" on page 34
- "Analog Comparator" on page 128
- "Features" on page 132
- "Operation" on page 133
- "Starting a Conversion" on page 134
- "ADC Voltage Reference" on page 139
- "Speed Grades" on page 174

8. Updated Figures:

- "Program Memory Map" on page 15
- "Data Memory Map" on page 16

9. Update Tables:

- "Device Signature Bytes" on page 161
- "DC Characteristics. $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ " on page 173
- "Additional Current Consumption for the different I/O modules (absolute values)" on page 182
- "Additional Current Consumption (percentage) in Active and Idle mode" on page 183


## Headquarters

Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

International

| Atmel Asia | Atmel Europe |
| :--- | :--- |
| Unit 1-5 \& 16, 19/F | Le Krebs |
| BEA Tower, Millennium City 5 | 8, Rue Jean-Pierre Timbaud |
| 418 Kwun Tong Road | BP 309 |
| Kwun Tong, Kowloon | 78054 Saint-Quentin-en- |
| Hong Kong | Yvelines Cedex |
| Tel: (852) 2245-6100 | France |
| Fax: (852) 2722-1369 | Tel: (33) 1-30-60-70-00 |
|  | Fax: (33) 1-30-60-71-11 |

## Atmel Japan

9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

## Product Contact

| Web Site | Technical Support | Sales Contact <br> www.atmel.com |
| :--- | :--- | :--- |
| avr@atmel.com | www.atmel.com/contacts |  |

## Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
© 2008 Atmel Corporation. All rights reserved. Atme ${ }^{\circledR}$, logo and combinations thereof, AVR $^{\circledR}$ and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

