

# STP180NS04ZC

# N-channel clamped 3.5 mΩ - 120 A TO-220 fully protected SAFeFET™ Power MOSFET

### Features

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>
STP180NS04ZC	Clamped	< 4.2 mΩ	120 A


- Low capacitance and gate charge
- 100% avalanche tested
- 175°C maximum junction temperature

### Applications


Switching application

### Description

This fully clamped Power MOSFET is produced by using the latest advanced company's mesh OVERLAY process which is based on a novel strip layout. The inherent benefits of the new technology coupled with the extra clamping capabilities make this product particularly suitable for the harshest operation conditions such as those encountered in the automotive environment. Any other application requiring extra ruggedness is also recommended.



#### Figure 1. Internal schematic diagram



#### Table 1.Device summary

Order code	Marking	Package	Packaging
STP180NS04ZC	P180NS04ZC	TO-220	Tube

# Contents

1	Electrical ratings
2	Electrical characteristics
	2.1 Electrical characteristics (curves)
3	Test circuit
4	Package mechanical data 10
5	Revision history11



### 1

# Electrical ratings

Table 2.	Absolute	maximum	ratings
	/10001010	maximani	radingo

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	33 <sup>(1)</sup>	V
V <sub>DG</sub>	Drain-gate voltage	33 <sup>(1)</sup>	V
V <sub>GS</sub>	Gate-source voltage	± 20 <sup>(1)</sup>	V
I <sub>D</sub> <sup>(2)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	120	A
I <sub>D</sub> <sup>(2)</sup>	Drain current (continuous) at T <sub>C</sub> =100 °C	120	А
I <sub>DG</sub>	Drain gate current (continuous)	±50	mA
I <sub>GS</sub>	Gate-source current (continuous)	±50	mA
I <sub>DM</sub> <sup>(3)</sup>	Drain current (pulsed)	480	А
P <sub>TOT</sub>	Total dissipation at $T_{C} = 25 \ ^{\circ}C$	300	W
	Derating factor	2	W/°C
V <sub>ESD(G-S)</sub>	Gate-source ESD (HBM-C=100 pF, R=1.5 kΩ)	± 8	kV
V <sub>ESD(G-D)</sub>	Gate-drain ESD (HBM-C=100 pF, R=1.5 kΩ)	± 8	kV
V <sub>ESD(D-S)</sub>	Drain-source ESD (HBM-C=100 pF, R=1.5 kΩ)	± 8	kV
Т <sub>Ј</sub>	Operating junction temperature	-55 to 175	J°
T <sub>stg</sub>	Storage temperature	-55 10 175	

1. Voltage is limited by zener diodes

2. Current limited by wire bonding

3. Pulse width limited by safe operating area

#### Table 3.Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	0.50	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	62.5	°C/W
Τ <sub>Ι</sub>	Maximum lead temperature for soldering purpose	300	°C

#### Table 4. Avalanche data

Symbol	Parameter	Value	Unit
I <sub>AS</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by Tjmax $\delta < 1\%$ )	80	А
E <sub>AS</sub>	Single pulse avalanche energy (starting Tj=25 °C, $I_D=I_{AS}$ , $V_{DD}=21$ V) (see Figure 17, Figure 14.)	1000	mJ



## 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

Table 5.	On/on states					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DG</sub>	Clamped voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0 -40 < Tj < 175 °C	33		41	۷
V <sub>DSR(CL)</sub>	Drain-source clamping voltage (DC)	$I_{GS(CL)}$ = -2 mA, $I_D$ = 1 A		41		V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 16 V V <sub>DS</sub> = 16 V, T <sub>j</sub> = 150 °C V <sub>DS</sub> = 16 V, T <sub>j</sub> = 175 °C			1 50 100	μΑ μΑ μΑ
I <sub>GSS</sub> <sup>(1)</sup>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±10 V V <sub>GS</sub> = ±10 V,T <sub>j</sub> = 175 °C V <sub>GS</sub> = ±16 V,T <sub>j</sub> = 175 °C			2 50 150	μΑ μΑ μΑ
V <sub>GSS</sub>	Gate-source breakdown voltage	I <sub>GS</sub> = ±100 μA	18		25	V
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 1 \text{ mA}$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 40 \text{ A}$		3.5	4.2	mΩ
R <sub>G</sub>	Internal gate resistor			14		Ω

Table 5.	On/off states
14610 01	

1. Gate Oxide, without zener diodes, tested at wafer sorting (I<sub>GSS</sub> < ± 100 nA @ ± 20 V Tj=25°). *Figure 17.: Unclamped Inductive load test circuit* for electrical schematics

Table 6.	Dynamic					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$g_{fs}$ <sup>(1)</sup>	Forward transconductance	V <sub>DS</sub> =15 V, I <sub>D</sub> = 40 A		95		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> =25 V, f=1 MHz, V <sub>GS</sub> =0		4560 1700 550		pF pF pF
t <sub>r(Voff)</sub> t <sub>f</sub> t <sub>c</sub>	Off voltage rise time Fall time Cross-over time	V <sub>CLAMP</sub> =30 V, I <sub>D</sub> =80 A, V <sub>GS</sub> =10 V, R <sub>G</sub> =4.7 Ω <i>(see Figure 16)</i>		250 115 290		ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD}$ =20 V, $I_D$ = 120 A $V_{GS}$ =10 V (see Figure 15)		110 29 40		nC nC nC

1. Pulsed: pulse duration=300µs, duty cycle 1.5%



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current Source-drain current (pulsed)				120 480	A A
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> =120 A, V <sub>GS</sub> =0			1.5	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> =120 A, di/dt = 100 A/μs, V <sub>DD</sub> = 32 V, Tj=150 °C ( <i>see Figure 16</i> )		56 70 12		ns nC A

 Table 7.
 Source drain diode

1. Pulse width limited by safe operating area

2. Pulsed: pulse duration=300  $\mu s,$  duty cycle 1.5%



### 2.1 Electrical characteristics (curves)









Figure 3. Thermal impedance




















#### Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations

Figure 10. Normalized gate threshold voltage vs temperature




Figure 12. Source-drain diode forward characteristics

57




Figure 11. Normalized on resistance vs temperature






Figure 13. Normalized BV<sub>DSS</sub> vs temperature





7/12


### 3 Test circuit





#### Figure 14. Unclamped inductive waveform













## 4 Package mechanical data


In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: *www.st.com* 



57

TO-220 mechanical data
------------------------

Dim	mm			inch		
Dim	Min	Тур	Мах	Min	Тур	Мах
A	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.14		1.70	0.044		0.066
С	0.48		0.70	0.019		0.027
D	15.25		15.75	0.6		0.62
D1		1.27			0.050	
E	10		10.40	0.393		0.409
е	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
F	1.23		1.32	0.048		0.051
H1	6.20		6.60	0.244		0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40			0.645	
L30		28.90			1.137	
ØP	3.75		3.85	0.147		0.151
Q	2.65		2.95	0.104		0.116



# 5 Revision history

#### Table 8. Document revision history

Date	Revision	Changes
03-Apr-2008	1	First release



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

