

64K x 4 Static RAM with Separate IO

Features

- High speed
 - 15 ns
- CMOS for optimum speed/power
- Low active power
 - 860 mW
- Low standby power
 - 55 mW
- TTL-compatible inputs and outputs
- Automatic power down when deselected
- Available in Pb-free and non Pb-free 28-Pin Molded SOJ package

Functional Description

The CY7C192 is a high performance CMOS static RAM organized as 65,536 x 4 bits with separate IO. Easy memory expansion is provided by active LOW Chip Enable (\overline{CE}) and tri-state drivers. It has an automatic power down feature that reduces power consumption by 75% when deselected.


Writing to the device is accomplished when the Chip Enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW.

Data on the four input pins (I_0 through I_3) is written into the memory location specified on the address pins (A_0 through A_{15}).

Reading the device is accomplished by taking the Chip Enable (\overline{CE}) LOW while the Write Enable (\overline{WE}) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins appears on the four data output pins.


The output pins stay in high impedance state when Write Enable (\overline{WE}) is LOW or Chip Enable (\overline{CE}) is HIGH.

A die coat ensures alpha immunity.



Pin Configuration

Figure 1. 28-Pin Molded SOJ Package



Selection Guide

Description	-15	Unit
Maximum Access Time	15	ns
Maximum Operating Current	145	mA
Maximum CMOS Standby Current	10	mA

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested

- Storage Temperature -65°C to +150°C
- Ambient Temperature with Power Applied..... -55°C to +125°C
- Supply Voltage to Ground Potential -0.5V to +7.0V
- DC Voltage Applied to Outputs in High Z State^[1]..... -0.5V to V_{CC} + 0.5V

- DC Input Voltage^[1]..... -0.5V to V_{CC} + 0.5V
- Output Current into Outputs (LOW)..... 20 mA
- Static Discharge Voltage..... >900V (per MIL-STD-883, Method 3015)
- Latch-Up Current..... >200 mA

Operating Range

Range	Ambient Temperature ^[2]	V _{CC}
Commercial	0°C to +70°C	5V ± 10%

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	-15		Unit
			Min	Max	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA		0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC} + 0.3V	V
V _{IL}	Input LOW Voltage ^[1]		-0.5	0.8	V
I _{IX}	Input Leakage Current	GND ≤ V _I ≤ V _{CC}	-5	+5	μA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled	-5	+5	μA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max., I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{RC}		145	mA
I _{SB1}	Automatic \overline{CE} Power Down Current—TTL Inputs	Max. V _{CC} , $\overline{CE} \geq V_{IH}$, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX}		30	mA
I _{SB2}	Automatic \overline{CE} Power Down Current—CMOS Inputs	Max. V _{CC} , $\overline{CE} \geq V_{CC} - 0.3V$, V _{IN} ≥ V _{CC} - 0.3V or V _{IN} ≤ 0.3V, f = 0		10	mA


Capacitance

Parameter	Description	Test Conditions	Max	Unit
C _{IN} ^[3]	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	8	pF
C _{OUT} ^[3]	Output Capacitance		10	pF

Notes

1. Minimum voltage is equal to -2.0V for pulse durations of less than 20 ns.
2. T_A is the case temperature.
3. Tested initially and after any design or process changes that may affect these parameters.

Figure 2. AC Test Loads and Waveforms



Switching Characteristics

Over the Operating Range^[4]

Parameter	Description	-15		Unit
		Min	Max	
Read Cycle				
t _{RC}	Read Cycle Time	15		ns
t _{AA}	Address to Data Valid		15	ns
t _{OHA}	Output Hold from Address Change	3		ns
t _{ACE}	$\overline{\text{CE}}$ LOW to Data Valid		15	ns
t _{LZCE}	$\overline{\text{CE}}$ LOW to Low Z ^[5]	3		ns
t _{HZCE}	$\overline{\text{CE}}$ HIGH to High Z ^[5,6]		7	ns
t _{PU}	$\overline{\text{CE}}$ LOW to Power Up	0		ns
t _{PD}	$\overline{\text{CE}}$ HIGH to Power Down		15	ns
Write Cycle^[7]				
t _{WC}	Write Cycle Time	15		ns
t _{SCE}	$\overline{\text{CE}}$ LOW to Write End	10		ns
t _{AW}	Address Setup to Write End	10		ns
t _{HA}	Address Hold from Write End	0		ns
t _{SA}	Address Setup to Write Start	0		ns
t _{PWE}	$\overline{\text{WE}}$ Pulse Width	9		ns
t _{SD}	Data Setup to Write End	9		ns
t _{HD}	Data Hold from Write End	0		ns
t _{LZWE}	$\overline{\text{WE}}$ HIGH to Low Z ^[5]	3		ns
t _{HZWE}	$\overline{\text{WE}}$ LOW to High Z ^[5,6]		7	ns

Notes

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
- At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZWE} is less than t_{LZWE} for any given device. These parameters are guaranteed by design and not 100% tested.
- t_{HZCE} and t_{HZWE} are specified with C_L = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
- The internal write time of the memory is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing must be referenced to the rising edge of the signal that terminates the write.

Switching Waveforms

Figure 3. Read Cycle No. 1^[8, 9]




Figure 4. Read Cycle No. 2^[8, 10]





Figure 5. Write Cycle No. 1 (\overline{WE} Controlled)^[7]




Notes

- 8. \overline{WE} is HIGH for read cycle.
- 9. Device is continuously selected, $\overline{CE} = V_{IL}$.
- 10. Address valid prior to or coincident with \overline{CE} transition LOW.

Switching Waveforms (continued)










Figure 6. Write Cycle No. 2 (\overline{CE} Controlled)^[7, 11]



Note

11. If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.

Typical DC and AC Characteristics



Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
15	CY7C192-15VC	51-85031	28-Pin Molded SOJ	Commercial
	CY7C192-15VXC		28-Pin Molded SOJ (Pb-free)	

Package Diagram

Figure 7. 28-Pin (300-Mil) Molded SOJ (51-85031)

NOTE :

1. JEDEC STD REF MO088
2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in (0.152 mm) PER SIDE
3. DIMENSIONS IN INCHES
MIN.
MAX.



Document History Page

Document Title: CY7C192 64K x 4 Static RAM with Separate IO				
Document Number: 38-05047				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	107149	09/10/01	SZV	Change Spec number from: 38-00076 to 38-05047
*A	359716	See ECN	AJU	Changed Static Discharge Voltage limit in the Maximum Ratings section (page 2) from 2001V to 900V Removed references to CY7C191
*B	419549	See ECN	AJU	Added Pb-free parts to the Ordering Information table and replaced the Package Name column with Package Diagram
*C	492500	See ECN	NXR	Removed 20 ns and 25 ns speed bins Changed the Low active power from 220 mW to 55 mW Changed the description of I _{I_X} from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed I _{OS} parameter from DC Electrical Characteristics table Removed 28-Lead (300-Mil) PDIP package from product offering Updated Ordering Information table
*D	2104606	See ECN	VKN/AESA	Removed 12 ns speed bin

© Cypress Semiconductor Corporation, 2001-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and/or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.