



## Complementary N- and P-Channel 40-V (D-S) MOSFET

PRODUCT SUMMARY				
	V <sub>DS</sub> (V)	r <sub>DS(on)</sub> ( $\Omega$ )	I <sub>D</sub> (A) <sup>a</sup>	Q <sub>g</sub> (Typ.)
N-Channel	40	0.037 at V <sub>GS</sub> = 10 V	8	26
		0.046 at V <sub>GS</sub> = 4.5 V	8	
P-Channel	- 40	0.040 at V <sub>GS</sub> = - 10 V	- 8	25.5
		0.050 at V <sub>GS</sub> = - 4.5 V	- 8	



## FEATURES

- TrenchFET® Power MOSFET
- 100 % UIS Tested



## APPLICATIONS

- Backlight Inverter for LCD Display
- Full Bridge DC/DC Converter

Top View  
Drain Connected to Tab

Ordering Information: SUD50NP04-77P-T4-E3 (Lead (Pb)-free)

N-Channel MOSFET      P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS T <sub>A</sub> = 25 °C, unless otherwise noted				
Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage	V <sub>DS</sub>	40	- 40	V
Gate-Source Voltage	V <sub>GS</sub>		± 20	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>C</sub> = 25 °C	8 <sup>a</sup>	- 8 <sup>a</sup>	
	T <sub>C</sub> = 70 °C	8 <sup>a</sup>	- 8 <sup>a</sup>	
	T <sub>A</sub> = 25 °C	8 <sup>a, b, c</sup>	- 8 <sup>a, b, c</sup>	
	T <sub>A</sub> = 70 °C	7 <sup>b, c</sup>	- 7.4 <sup>b, c</sup>	
Pulsed Drain Current (10 µs Pulse Width)	I <sub>DM</sub>	30	- 30	A
Source-Drain Current Diode Current	T <sub>C</sub> = 25 °C	8 <sup>a</sup>	- 8 <sup>a</sup>	
	T <sub>A</sub> = 25 °C	4.3 <sup>b, c</sup>	- 4.6 <sup>b, c</sup>	
Pulsed Source-Drain Current	I <sub>SM</sub>	30	- 30	
Single Pulse Avalanche Current	I <sub>AS</sub>	7	15	
Single Pulse Avalanche Energy	E <sub>AS</sub>	2.45	11.25	mJ
Maximum Power Dissipation	T <sub>C</sub> = 25 °C	10.8	24	
	T <sub>C</sub> = 70 °C	6.9	15.3	
	T <sub>A</sub> = 25 °C	5.2 <sup>b, c</sup>	5.6 <sup>b, c</sup>	
	T <sub>A</sub> = 70 °C	3.3 <sup>b, c</sup>	3.6 <sup>b, c</sup>	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150		°C

THERMAL RESISTANCE RATINGS							
Parameter	Symbol	N-Channel		Unit			
		Typ.	Max.				
Maximum Junction-to-Ambient <sup>b, d</sup>	t ≤ 10 s	R <sub>thJA</sub>	20	24	18	22	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	9.4	11.5	4.3	5.2	

## Notes:

- a. Package Limited.
- b. Surface Mounted on 1" x 1" FR4 Board.
- c. t = 10 s.
- d. Maximum under Steady State conditions is 60 °C/W (N-Channel) and 52 °C/W (P-Channel).

**SUD50NP04-77P**

Vishay Siliconix

**SPECIFICATIONS**  $T_J = 25^\circ\text{C}$ , unless otherwise noted

Parameter	Symbol	Test Conditions	Min.	Typ. <sup>a</sup>	Max.	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	N-Ch	40		V
		$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	P-Ch	- 40		
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = 250 \mu\text{A}$	N-Ch		44	mV/ $^\circ\text{C}$
		$I_D = -250 \mu\text{A}$	P-Ch		- 41	
$V_{GS(\text{th})}$ Temperature Coefficient	$\Delta V_{GS(\text{th})}/T_J$	$I_D = 250 \mu\text{A}$	N-Ch		- 5.5	
		$I_D = -250 \mu\text{A}$	P-Ch		4.3	
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	N-Ch	1.4	2.5	V
		$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	P-Ch	- 1.4	- 2.7	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	N-Ch		100	nA
			P-Ch		- 100	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch		1	$\mu\text{A}$
		$V_{DS} = -40 \text{ V}, V_{GS} = 0 \text{ V}$	P-Ch		- 1	
		$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$	N-Ch		10	
		$V_{DS} = -40 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$	P-Ch		- 10	
On-State Drain Current <sup>b</sup>	$I_{D(on)}$	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	N-Ch	10		A
		$V_{DS} = -5 \text{ V}, V_{GS} = -10 \text{ V}$	P-Ch	- 10		
Drain-Source On-State Resistance <sup>b</sup>	$r_{DS(on)}$	$V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$	N-Ch	0.0305	0.037	$\Omega$
		$V_{GS} = -10 \text{ V}, I_D = -5 \text{ A}$	P-Ch	0.030	0.040	
		$V_{GS} = 4.5 \text{ V}, I_D = 4 \text{ A}$	N-Ch	0.037	0.046	
		$V_{GS} = -4.5 \text{ V}, I_D = -4 \text{ A}$	P-Ch	0.036	0.050	
Forward Transconductance <sup>b</sup>	$g_{fs}$	$V_{DS} = 15 \text{ V}, I_D = 5 \text{ A}$	N-Ch		22	S
		$V_{DS} = -15 \text{ V}, I_D = -5 \text{ A}$	P-Ch		20	
<b>Dynamic<sup>a</sup></b>						
Input Capacitance	$C_{iss}$	N-Channel $V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch		640	$\text{pF}$
Output Capacitance	$C_{oss}$		P-Ch		1555	
Reverse Transfer Capacitance	$C_{rss}$		N-Ch		73	
			P-Ch		176	
Total Gate Charge	$Q_g$	N-Channel $V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch		41	$\text{nC}$
			P-Ch		142	
		N-Channel $V_{DS} = 20 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$	N-Ch		11.7	
			P-Ch		38.5	
Gate-Source Charge	$Q_{gs}$	P-Channel $V_{DS} = 20 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	N-Ch		5.3	
Gate-Drain Charge	$Q_{gd}$		P-Ch		17	
			N-Ch		1.9	
			P-Ch		4.2	
Gate Resistance	$R_g$	$f = 1 \text{ MHz}$	N-Ch		1.7	$\Omega$
			P-Ch		7.0	



## New Product

**SUD50NP04-77P**

Vishay Siliconix

### SPECIFICATIONS $T_J = 25^\circ\text{C}$ , unless otherwise noted

Parameter	Symbol	Test Conditions	Min.	Typ. <sup>a</sup>	Max.	Unit
<b>Dynamic<sup>a</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	N-Channel $V_{DD} = 20 \text{ V}$ , $R_L = 4 \Omega$ $I_D \approx 5 \text{ A}$ , $V_{GEN} = 10 \text{ V}$ , $R_g = 1 \Omega$	N-Ch	9	18	ns
Rise Time	$t_r$		P-Ch	10	20	
Turn-Off Delay Time	$t_{d(off)}$		N-Ch	11	20	
Fall Time	$t_f$		P-Ch	14	25	
Turn-On Delay Time	$t_{d(on)}$		N-Ch	14	25	
Rise Time	$t_r$		P-Ch	36	60	
Turn-Off Delay Time	$t_{d(off)}$		N-Ch	8	16	
Fall Time	$t_f$		P-Ch	10	20	
Continuous Source-Drain Diode Current	$I_S$	$T_C = 25^\circ\text{C}$	N-Ch	18	30	A
Pulse Diode Forward Current <sup>a</sup>	$I_{SM}$		P-Ch	47	80	
Body Diode Voltage	$V_{SD}$	$I_S = 2 \text{ A}$	N-Ch	14	25	V
Body Diode Reverse Recovery Time	$t_{rr}$	$I_S = -2 \text{ A}$	P-Ch	60	110	
Body Diode Reverse Recovery Charge	$Q_{rr}$	N-Channel $I_F = 2 \text{ A}$ , $di/dt = 100 \text{ A}/\mu\text{s}$ , $T_J = 25^\circ\text{C}$	N-Ch	0.805	1.2	ns
Reverse Recovery Fall Time	$t_a$		P-Ch	-0.76	-1.2	
Reverse Recovery Rise Time	$t_b$		N-Ch	19	30	nC
			P-Ch	22	40	
			N-Ch	14	25	ns
			P-Ch	22	40	
			N-Ch	13		ns
			P-Ch	15		
			N-Ch	6		ns
			P-Ch	7		







Notes:


- a. Guaranteed by design, not subject to production testing.
- b. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**SUD50NP04-77P**

Vishay Siliconix


**N-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted

**N-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted


Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage




Threshold Voltage



Single Pulse Power, Junction-to-Ambient




Single Pulse Power, Junction-to-Case

\*  $V_{GS} >$  minimum  $V_{GS}$  at which  $r_{DS(\text{on})}$  is specified


Safe Operating Area, Junction-to-Ambient

**SUD50NP04-77P**


Vishay Siliconix

**N-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted


$V_{DS}$  - Drain-to-Source Voltage (V)  
 $* V_{GS} >$  minimum  $V_{GS}$  at which  $r_{DS(on)}$  is specified  
**Safe Operating Area, Junction-to-Case**




$T_A$  - Ambient Temperature (°C)



$T_C$  - Case Temperature (°C)  
**Current Derating\*\*, Junction-to-Case**





$T_A$  - Ambient Temperature (°C)  
**Power Derating, Junction-to-Ambient**









$T_C$  - Case Temperature (°C)  
**Power Derating, Junction-to-Case**


\*\* The power dissipation  $P_D$  is based on  $T_{J(\max)} = 150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

**N-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted


**SUD50NP04-77P**

Vishay Siliconix


**P-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted

**P-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted


Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage




Threshold Voltage



Single Pulse Power, Junction-to-Ambient




Single Pulse Power, Junction-to-Case







\*  $V_{GS} >$  minimum  $V_{GS}$  at which  $r_{DS(on)}$  is specified  
Safe Operating Area, Junction-to-Ambient

**SUD50NP04-77P**



Vishay Siliconix

**P-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted

\*  $V_{GS} >$  minimum  $V_{GS}$  at which  $r_{DS(on)}$  is specified

**Safe Operating Area, Junction-to-Case****Current Derating\*\*, Junction-to-Ambient****Current Derating\*\*, Junction-to-Case****Power Derating, Junction-to-Ambient****Power Derating, Junction-to-Case**

\*\* The power dissipation  $P_D$  is based on  $T_{J(max)} = 150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

**P-CHANNEL TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?73989>.



### Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.