74LVT574; 74LVTH574

3.3 V octal D-type flip-flop; 3-state
Rev. 04 — 11 September 2008

Product data sheet

1. **General description**

The 74LVT574; 74LVTH574 is a high-performance product designed for V_{CC} operation at 3.3 V.

This device is an 8-bit, edge triggered register coupled to eight 3-state output buffers. The two sections of the device are controlled independently by the clock (pin CP) and output enable (pin \overline{OE}) control gates. The state of each D input (one setup time before the LOW-to-HIGH clock transition) is transferred to the corresponding flip-flops Q output.

The 3-state output buffers are designed to drive heavily loaded 3-state buses, MOS memories, or MOS microprocessors.

The active LOW output enable (pin \overline{OE}) controls all eight 3-state buffers independent of the clock operation.

When pin \overline{OE} is LOW, the stored data appears at the outputs. When pin \overline{OE} is HIGH, the outputs are in the high-impedance OFF-state, which means they will neither drive nor load the bus.

2. **Features**

- Inputs and outputs arranged for easy interfacing to microprocessors
- 3-state outputs for bus interfacing
- Common output enable control
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
- Live insertion and extraction permitted
- No bus current loading when output is tied to 5 V bus
- Power-up reset
- Power-up 3-state
- Latch-up protection
 - JESD78 class II exceeds 500mA
- ESD protection:
 - ◆ HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C




3. Ordering information

Table 1. Ordering information


Type number	Package				
	Temperature range	Name	Description	Version	
74LVT574D	–40 °C to +85 °C	SO20	plastic small outline package; 20 leads;	SOT163-1	
74LVTH574D			body width 7.5 mm		
74LVT574DB	–40 °C to +85 °C	SSOP20	plastic shrink small outline package; 20 leads;	SOT339-1	
74LVTH574DB			body width 5.3 mm		
74LVT574PW	–40 °C to +85 °C	TSSOP20	plastic thin shrink small outline package; 20 leads;	SOT360-1	
74LVTH574PW			body width 4.4 mm		
74LVT574BQ	–40 °C to +85 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body $2.5\times4.5\times0.85$ mm	SOT764-1	

4. Functional diagram



5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
ŌĒ	1	output enable input (active LOW)
D0 to D7	2, 3, 4, 5, 6, 7, 8, 9	data input
GND	10	ground (0 V)
СР	11	clock pulse input (active rising edge)
Q0 to Q7	19, 18, 17, 16, 15, 14, 13, 12	data output
V _{CC}	20	supply voltage

6. Functional description

6.1 Function table

Table 3. Function table [1]

Operating mode	Control		Input	Internal register	Output	
	ŌĒ	СР	Dn		Qn	
Load and read register	L	\uparrow	Ī	Ĺ	L	
			h	Н	Н	
Hold	L	NC	X	NC	NC	
Disable outputs	Н	X	X	NC	Z	

^[1] H = HIGH voltage level;

L = LOW voltage level;

NC = no change;

X = don't care.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+4.6	V
V_{I}	input voltage		[<u>1]</u> -0.5	+7.0	V
V_{O}	output voltage	output in OFF-state or HIGH-state	[<u>1]</u> –0.5	+7.0	V
I_{IK}	input clamping current	$V_1 < 0 V$	-	-50	mA
I_{OK}	output clamping current	$V_O < 0 V$	-	-50	mA
Io	output current	output in LOW-state	-	128	mA
		output in HIGH-state	-	-64	mA
T _{stg}	storage temperature		-65	+150	°C
T_j	junction temperature		[2] _	150	°C
P_{tot}	total power dissipation	T_{amb} = -40 °C to +85 °C	-	500	mW

^[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

^{↑ =} LOW-to-HIGH clock transition;

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition;

I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition;

Z = high-impedance OFF-state;

^[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

^[3] For SO20 packages: above 70 °C derate linearly with 8 mW/K. For SSOP20 and TSSOP20 packages: above 60 °C derate linearly with 5.5 mW/K. For DHVQFN20 packages: above 60 °C derate linearly with 4.5 mW/K.

8. Recommended operating conditions

Table 5. Recommended operating conditions

	_				
Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		2.7	3.6	V
V_{I}	input voltage		0	5.5	V
V_{IH}	HIGH-level input voltage		2.0	-	V
V_{IL}	LOW-level input voltage		-	0.8	V
I _{OH}	HIGH-level output current		-	-32	mA
I_{OL}	LOW-level output current		-	32	mA
		current duty cycle ≤ 50 %; $f_i \geq 1~kHz$	-	64	mA
T_{amb}	ambient temperature	in free air	-40	+85	°C
$\Delta t/\Delta V$	input transition rise and fall rate	outputs enabled	-	10	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Т	amb =	-40 °C to +	85 °C	Unit
			N	lin	Typ[1]	Max	
V_{IK}	input clamping voltage	$V_{CC} = 2.7 \text{ V}; I_{IK} = -18 \text{ mA}$	_	1.2	-0.9	-	V
V_{OH}	HIGH-level output voltage	V_{CC} = 2.7 V to 3.6 V; I_{OH} = -100 μA	V_{CC}	- 0.2	$V_{CC}-0.1$	-	V
		$V_{CC} = 2.7 \text{ V}; I_{OH} = -8 \text{ mA}$	2	2.4	2.5	-	V
		$V_{CC} = 3.0 \text{ V}; I_{OH} = -32 \text{ mA}$	2	2.0	2.2	-	V
V _{OL}	LOW-level output voltage	V _{CC} = 2.7 V					
		I _{OL} = 100 μA		-	0.1	0.2	V
		I _{OL} = 24 mA		-	0.3	0.5	V
		V _{CC} = 3.0 V					
		I _{OL} = 16 mA		-	0.25	0.4	V
		I _{OL} = 32 mA		-	0.3	0.5	V
		$I_{OL} = 64 \text{ mA}$		-	0.4	0.55	V
V _{OL(pu)}	power-up LOW-level output voltage	V_{CC} = 3.6 V; I_{O} = 1 mA; V_{I} = GND or V_{CC}	[2]	-	0.13	0.55	V
I _I	input leakage current	all input pins; $V_{CC} = 0 \text{ V or } 3.6 \text{ V}; V_I = 5.5 \text{ V}$		-	1	10	μΑ
		control pins; V _{CC} = 3.6 V; V _I = V _{CC} or GND		-	±0.1	±1	μΑ
		data pins; V _{CC} = 3.6 V	[3]				
		$V_I = V_{CC}$		-	0.1	1	μΑ
		$V_I = 0 V$	-	-5	-1	-	μΑ
I _{OFF}	power-off leakage current	$V_{CC} = 0 \text{ V}$; $V_I \text{ or } V_O = 0 \text{ V to } 4.5 \text{ V}$		-	1	±100	μΑ
I _{LO}	output leakage current	V_O = 5.5 V and V_{CC} = 3.0 V; output HIGH	[4]	-	60	125	μΑ
I _{BHL}	bus hold LOW current	$V_{CC} = 3.0 \text{ V}; V_I = 0.8 \text{ V}$	7	75	150	-	μΑ
I _{BHH}	bus hold HIGH current	$V_{CC} = 3.0 \text{ V}; V_I = 2.0 \text{ V}$	<u>[4]</u>	-	-150	-75	μΑ
I _{BHHO}	bus hold HIGH overdrive current	$V_{CC} = 3.6 \text{ V}; V_I = 0 \text{V to } 3.0 \text{ V}$	[4]	-	-	500	μΑ

Table 6. Static characteristics ... continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		T _{amb} =	–40 °C to +	-85 °C	Unit
				Min	Typ[1]	Max	
I _{BHLO}	bus hold LOW overdrive current	$V_{CC} = 0 \text{ V}; V_1 = 0 \text{V to } 3.0 \text{ V}$		-500	-	-	μΑ
I _{O(pu/pd)}	power-up/power-down output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}; \overline{\text{OE}} = \text{don't care}$	[5]	-	1	±100	μΑ
I_{OZ}	OFF-state output current	V_{CC} = 3.6 V; V_I = V_{IH} or V_{IL}					
		output HIGH: V _O = 3.0 V		-	1	5	μΑ
		output LOW: V _O = 0.5 V		-5	1	-	μΑ
I _{CC}	supply current	V_{CC} = 3.6 V; V_I = GND or V_{CC} ; I_O = 0 A					
		outputs HIGH		-	0.13	0.19	mA
		outputs LOW		-	3	12	mA
		outputs disabled	<u>[6]</u>	-	0.13	0.19	mΑ
ΔI_{CC}	additional supply current	per input pin; V_{CC} = 3 V to 3.6 V; one input at V_{CC} – 0.6 V and other inputs at V_{CC} or GND	[7]	-	0.1	0.2	mA
C _I	input capacitance	$V_I = 0 \text{ V or } 3.0 \text{ V}$		-	4	-	pF
Co	output capacitance	outputs disabled; $V_O = 0 \text{ V or } 3.0 \text{ V}$		-	8	-	pF

^[1] Typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.

10. Dynamic characteristics

 Table 7.
 Dynamic characteristics

Voltages are referenced to ground (GND = 0 V); for test circuit see Figure 10.

Symbol	Parameter	Conditions	T _{amb} = -	Unit		
			Min	Typ[1]	Max	
t_{PLH}	LOW to HIGH propagation delay	CP to Qn; see Table 6				
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.7	3.6	5.4	ns
		$V_{CC} = 2.7 \text{ V}$	-	-	6.2	ns
t _{PHL}	HIGH to LOW propagation delay	CP to Qn; see Table 6				
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.4	4.3	5.9	ns
		V _{CC} = 2.7 V	-	-	6.6	ns
t _{PZH}	OFF-state to HIGH propagation delay	OE to Qn; see Figure 7				
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.0	2.9	4.8	ns
		$V_{CC} = 2.7 \text{ V}$	-	-	5.9	ns

^[2] For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

^[3] Unused pins at V_{CC} or GND.

^[4] This is the bus hold overdrive current required to force the input to the opposite logic state.

^[5] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms. From V_{CC} = 1.2 V to V_{CC} = 3.3 V \pm 0.3 V a transition time of 100 μ s is permitted. This parameter is valid for T_{amb} = 25 °C only.

^[6] I_{CC} is measured with outputs pulled to V_{CC} or GND.

^[7] This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to ground (GND = 0 V); for test circuit see Figure 10.

Symbol	Parameter	Conditions		T _{amb} =	–40 °C to	+85 °C	Unit
				Min	Typ[1]	Max	
t _{PZL}	OFF-state to LOW propagation delay	OE to Qn; see Figure 8					
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.3	3.4	5.1	ns
		V _{CC} = 2.7 V		-	-	6.2	ns
t _{PHZ}	HIGH to OFF-state propagation delay	OE to Qn; see Figure 7					
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.9	4.0	5.5	ns
		V _{CC} = 2.7 V		-	-	5.9	ns
t _{PLZ}	LOW to OFF-state propagation delay	OE to Qn; see Figure 8					
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.7	3.2	4.5	ns
		V _{CC} = 2.7 V		-	-	4.5	ns
su	set-up time	Dn to CP; see Figure 9	[2]				
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		2.0	-	-	ns
		V _{CC} = 2.7 V		2.4	-	-	ns
h	hold time	Dn to CP; see Figure 9	[3]				
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		0.3	-	-	ns
		$V_{CC} = 2.7 V$		0	-	-	ns
w	pulse width	CP input; see Figure 6	<u>[4]</u>				
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		3.3	-	-	ns
		$V_{CC} = 2.7 \text{ V}$		3.3	-	-	ns
max	maximum frequency	CP input; V _{CC} = 3.0 V to 3.6 V; see Figure 6		150	-	-	MHz

^[1] Typical values are at V_{CC} = 3.3 V and T_{amb} = 25 °C.

^[2] t_{su} is the same as $t_{\text{su}(\text{H})}$ and $t_{\text{su}(\text{L})}$

^[3] t_h is the same as $t_{h(H)}$ and $t_{h(L)}$

^[4] $\ t_W$ is the same as t_{WH} and t_{WL}

11. Waveforms





Fig 6. Propagation delay clock input (CP) to output (Qn), pulse width clock (CP) and maximum clock frequency






Table 8. Measurement points

Input	Output		
V _M	V _M	V _X	V _Y
1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} – 0.3 V




Fig 10. Load circuitry for switching times

 V_{EXT} = Test voltage for switching times.


Table 9. Test data

Input				Load		V _{EXT}			
VI	fi	t _W t _r , t _f C		CL	R_L	t _{PHZ} , t _{PZH}	t _{PLZ} , t _{PZL}	t _{PLH} , t _{PHL}	
2.7 V	\leq 10 MHz	500 ns	\leq 2.5 ns	50 pF	500Ω	GND	6 V	open	

12. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Ø	٧	w	у	z ⁽¹⁾	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016		0.01	0.01	0.004	0.035 0.016	0°

Note


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT163-1	075E04	MS-013				99-12-27 03-02-19	
						03	

Fig 11. Package outline SOT163-1 (SO20)

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	C	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note


1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

REFERENCES							
JEITA	PROJECTION	ISSUE DATE					
		99-12-27 03-02-19					
)	JEITA	JEIIA					

Fig 12. Package outline SOT339-1 (SSOP20)

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



=							-,												
	UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
	mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE		
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
	MO-153				99-12-27 03-02-19
-	IEC	IEC JEDEC		IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION

Fig 13. Package outline SOT360-1 (TSSOP20)

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1




Fig 14. Package outline SOT764-1 (DHVQFN20)

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
BiCMOS	Bipolar Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history

	•			
Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVT_LVTH574_4	20080911	Product data sheet	-	74LVT_LVTH574_3
Modifications:		of this data sheet has been of NXP Semiconductors.	redesigned to comply v	vith the new identity
	 Legal texts 	have been adapted to the r	new company name whe	ere appropriate.
	 Section 3 "0 added. 	Ordering information" and S	Section 12 "Package outl	ine": DHVQFN20 package
	• Table 4 "Lin	niting values" Ptot added.		
74LVT_LVTH574_3	20060323	Product data sheet	-	74LVT574_2
74LVT574_2	19980219	product specification	-	74LVT574_1
74LVT574_1	19951114	product specification	-	-

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

17. Contents

1	General description
2	Features
3	Ordering information
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description
6	Functional description 4
6.1	Function table
7	Limiting values4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics 6
11	Waveforms
12	Package outline
13	Abbreviations14
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks15
16	Contact information
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

