

PM50B5LB060

FLAT-BASE TYPE
INSULATED PACKAGE

PM50B5LB060



FEATURE


- a) Adopting new 5th generation IGBT (CSTBT™) chip, which performance is improved by 1μm fine rule process.
For example, typical $V_{ce(sat)}=1.55V$ @ $T_j=125^{\circ}C$
- b) Over-temperature protection by detecting T_j of the CSTBT™ chips and error output is possible from all each conservation upper and lower arm of IPM.
- c) New small package
Reduce the package size by 10%, thickness by 22% from S-DASH series.
 - 2φ 50A, 600V Current-sense IGBT type inverter
 - 50A, 600V Current-sense Chopper IGBT
 - Monolithic gate drive & protection logic
 - Detection, protection & status indication circuits for, short-circuit, over-temperature & under-voltage (P-Fo available from upper arm devices)
 - UL Recognized Yellow Card No.E80276(N)
File No.E80271

APPLICATION

Photo voltaic power conditioner


PACKAGE OUTLINES

Dimensions in mm



PM50B5LB060

FLAT-BASE TYPE
INSULATED PACKAGE



MAXIMUM RATINGS (Tj = 25°C, unless otherwise noted)

INVERTER PART

Symbol	Parameter	Condition	Ratings	Unit
VCES	Collector-Emitter Voltage	VD = 15V, V _{CIN} = 15V	600	V
±IC	Collector Current	Tc = 25°C	50	A
±ICP	Collector Current (Peak)	Tc = 25°C	100	A
PC	Collector Dissipation	Tc = 25°C	131	W
Tj	Junction Temperature		-20 ~ +150	°C

CONVERTER PART

Symbol	Parameter	Condition	Ratings	Unit
VCES	Collector-Emitter Voltage	VD = 15V, V _{CIN} = 15V	600	V
IC	Collector Current	Tc = 25°C	50	A
ICP	Collector Current (Peak)	Tc = 25°C	100	A
PC	Collector Dissipation	Tc = 25°C (Note-1)	131	W
IF	FWDi Forward Current	Tc = 25°C	50	A
VR(DC)	FWDi Rated DC Reverse Voltage	Tc = 25°C	600	V
Tj	Junction Temperature		-20 ~ +150	°C

CONTROL PART

Symbol	Parameter	Condition	Ratings	Unit
VD	Supply Voltage	Applied between : VUP1-VUPC VVP1-VVPC, VN1-VNC	20	V
V _{CIN}	Input Voltage	Applied between : UP-VUPC, VP-VVPC UN • VN • WN-VNC	20	V
VFO	Fault Output Supply Voltage	Applied between : UFO-VUPC, VFO-VVPC, FO-VNC	20	V
IFO	Fault Output Current	Sink current at UFO, VFO, FO terminals	20	mA

PM50B5LB060

FLAT-BASE TYPE
INSULATED PACKAGE

TOTAL SYSTEM

Symbol	Parameter	Condition	Ratings	Unit
VCC(PROT)	Supply Voltage Protected by SC	V _D = 13.5 ~ 16.5V, Inverter Part, T _j = +125°C Start	450	V
VCC(surge)	Supply Voltage (Surge)	Applied between : P-N, Surge value	500	V
T _{stg}	Storage Temperature		-40 ~ +125	°C
V _{iso}	Isolation Voltage	60Hz, Sinusoidal, Charged part to Base, AC 1 min.	2500	V _{rms}


THERMAL RESISTANCES

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
R _{th(j-c)Q}	Junction to case Thermal Resistances	Inverter IGBT part (per 1/4 module) (Note-1)	—	—	0.95	°C/W
R _{th(j-c)F}		Inverter FWDi part (per 1/4 module) (Note-1)	—	—	1.61	
R _{th(j-c)Q}		Converter IGBT part (Note-1)	—	—	0.95	
R _{th(j-c)F}		Converter FWDi upper part (Note-1)	—	—	0.95	
R _{th(j-c)F}		Converter FWDi lower part (Note-1)	—	—	1.61	
R _{th(c-f)}	Contact Thermal Resistance	Case to fin, (per 1 module) Thermal grease applied (Note-1)	—	—	0.038	

(Note-1) T_c (under the chip) measurement point is below.

(unit : mm)

axis \ arm	UP		VP		WP	UN		VN		WN	
	IGBT	FWDi	IGBT	FWDi	FWDi	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi
X	32.7	32.2	62.8	63.3	82.9	38.8	39.3	53.0	52.5	75.6	75.1
Y	-10.0	-0.2	-8.8	-2.0	-8.4	8.0	0.8	3.8	-2.8	3.8	-2.8



ELECTRICAL CHARACTERISTICS (T_j = 25°C, unless otherwise noted)

INVERTER PART

Symbol	Parameter	Condition	Limits			Unit	
			Min.	Typ.	Max.		
V _{CE(sat)}	Collector-Emitter Saturation Voltage	V _D = 15V, I _C = 50A V _{CIN} = 0V (Fig. 1)	T _j = 25°C	—	1.7	2.3	V
			T _j = 125°C	—	1.55	2.0	
V _{EC}	FWDi Forward Voltage	-I _C = 50A, V _D = 15V, V _{CIN} = 15V (Fig. 2)	—	2.2	3.3	V	
t _{on}	Switching Time	V _D = 15V, V _{CIN} = 0V ↔ 15V V _{CC} = 300V, I _C = 50A T _j = 125°C Inductive Load (Fig. 3,4)	0.3	0.7	1.4	μs	
t _{tr}			—	0.1	0.2		
t _{c(on)}			—	0.2	0.4		
t _{off}			—	0.9	1.8		
t _{c(off)}			—	0.2	0.4		
I _{CES}	Collector-Emitter Cutoff Current	V _{CE} = V _{CE(s)} , V _{CIN} = 15V (Fig. 5)	T _j = 25°C	—	—	1	mA
			T _j = 125°C	—	—	10	

PM50B5LB060

FLAT-BASE TYPE
INSULATED PACKAGE

CONVERTER PART

Symbol	Parameter	Condition	Limits			Unit	
			Min.	Typ.	Max.		
V _{CE(sat)}	Collector-Emitter Saturation Voltage	V _D = 15V, I _C = 50A V _{CIN} = 0V, Pulsed (Fig. 1)	T _J = 25°C	—	1.7	2.3	V
			T _J = 125°C	—	1.55	2.0	
V _{EC}	FWDi Forward Voltage	-I _C = 50A, V _{CIN} = 15V, V _D = 15V (Fig. 2)	—	2.2	3.3	V	
V _{FM}	Forward Voltage	I _F = 50A	—	1.9	3.0	V	
t _{on}	Switching Time	V _D = 15V, V _{CIN} = 0V↔15V V _{CC} = 300V, I _C = 50A T _J = 125°C Inductive Load (Fig. 3,4)	—	0.3	0.7	1.4	μs
t _{tr}			—	—	0.1	0.2	
t _{c(on)}			—	—	0.2	0.4	
t _{off}			—	—	0.9	1.8	
t _{c(off)}			—	—	0.2	0.4	
I _{CES}	Collector-Emitter Cutoff Current	V _{CE} = V _{CES} , V _D = 15V (Fig. 5)	T _J = 25°C	—	—	1	mA
			T _J = 125°C	—	—	10	

CONTROL PART

Symbol	Parameter	Condition	Limits			Unit	
			Min.	Typ.	Max.		
I _D	Circuit Current	V _D = 15V, V _{CIN} = 15V	V _{N1-VNC}	—	15	25	mA
			V*P1-V*PC	—	5	10	
V _{th(ON)}	Input ON Threshold Voltage	Applied between : U _P -V _{UPC} , V _P -V _{VPC} U _N • V _N • W _N -V _{NC}	—	1.2	1.5	1.8	V
V _{th(OFF)}	Input OFF Threshold Voltage		—	1.7	2.0	2.3	
SC	Short Circuit Trip Level	-20 ≤ T _J ≤ 125°C, V _D = 15V (Fig. 3,6)	Inverter part	100	—	—	A
			Converter part	100	—	—	
t _{off(SC)}	Short Circuit Current Delay Time	V _D = 15V (Fig. 3,6)	—	0.2	—	μs	
OT	Over Temperature Protection	V _D = 15V Detect T _J of IGBT chip	Trip level	135	145	—	°C
			Reset level	—	125	—	
UV	Supply Circuit Under-Voltage Protection	-20 ≤ T _J ≤ 125°C	Trip level	11.5	12.0	12.5	V
			Reset level	—	12.5	—	
I _{FO(H)}	Fault Output Current	V _D = 15V, V _{FO} = 15V (Note-2)	—	—	0.01	mA	
I _{FO(L)}			—	10	15		
t _{FO}	Minimum Fault Output Pulse Width	V _D = 15V (Note-2)	1.0	1.8	—	ms	

(Note-2) Fault output is given only when the internal SC, OT & UV protections schemes of either upper or lower arm device operate to protect it.

MECHANICAL RATINGS AND CHARACTERISTICS

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
—	Mounting torque	Mounting part screw : M5	2.5	3.0	3.5	N • m
—	Weight	—	—	340	—	g

RECOMMENDED CONDITIONS FOR USE

Symbol	Parameter	Condition	Recommended value	Unit
V _{CC}	Supply Voltage	Applied across P-N terminals	≤ 450	V
V _D	Control Supply Voltage	Applied between : V _{UP1} -V _{UPC} , V _{VP1} -V _{VPC} V _{N1} -V _{NC} (Note-3)	15 ± 1.5	V
V _{CIN(ON)}	Input ON Voltage	Applied between : U _P -V _{UPC} , V _P -V _{VPC} U _N • V _N • W _N -V _{NC}	≤ 0.8	V
V _{CIN(OFF)}	Input OFF Voltage		≥ 9.0	
f _{PWM}	PWM Input Frequency	Using Application Circuit of Fig. 8	≤ 20	kHz
t _{dead}	Arm Shoot-through Blocking Time	For IPM's each input signals (Fig. 7)	≥ 2.0	μs

(Note-3) With ripple satisfying the following conditions : dv/dt swing ≤ ±5V/μs, Variation ≤ 2V peak to peak

PM50B5LB060

FLAT-BASE TYPE
INSULATED PACKAGE

PRECAUTIONS FOR TESTING

1. Before applying any control supply voltage (V_D), the input terminals should be pulled up by resistors, etc. to their corresponding supply voltage and each input signal should be kept off state.
After this, the specified ON and OFF level setting for each input signal should be done.
2. When performing "SC" tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above V_{CES} rating of the device.
(These test should not be done by using a curve tracer or its equivalent.)










Fig. 7 Dead Time Measurement Point Example

PM50B5LB060

FLAT-BASE TYPE
INSULATED PACKAGE




Fig. 8 Application Example Circuit

NOTES FOR STABLE AND SAFE OPERATION ;


- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
- Connect low impedance capacitor between the Vcc and GND terminal of each fast switching opto-coupler.
- Fast switching opto-couplers: t_{PLH} , $t_{PHL} \leq 0.8\mu s$, Use High CMR type.
- Slow switching opto-coupler: $CTR > 100\%$
- Use 3 isolated control power supplies (VD). Also, care should be taken to minimize the instantaneous voltage charge of the power supply.
- Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between P and N terminal.

PM50B5LB060

FLAT-BASE TYPE
INSULATED PACKAGE


PERFORMANCE CURVES (INVERTER PART)

OUTPUT CHARACTERISTICS (TYPICAL)




COLLECTOR-EMITTER SATURATION VOLTAGE $V_{ce(sat)}$ (V)


COLLECTOR-EMITTER SATURATION VOLTAGE (VS. I_c) CHARACTERISTICS (TYPICAL)




COLLECTOR-EMITTER SATURATION VOLTAGE (VS. V_D) CHARACTERISTICS (TYPICAL)




SWITCHING TIME CHARACTERISTICS (TYPICAL)



SWITCHING TIME CHARACTERISTICS (TYPICAL)




SWITCHING LOSS CHARACTERISTICS (TYPICAL)




PM50B5LB060

FLAT-BASE TYPE
INSULATED PACKAGE


FWDi FORWARD VOLTAGE CHARACTERISTICS (TYPICAL)




FWDi REVERSE RECOVERY CHARACTERISTICS (TYPICAL)




FWDi REVERSE RECOVERY LOSS CHARACTERISTICS (TYPICAL)



TRANSIENT THERMAL IMPEDANCE CHARACTERISTICS (IGBT PART)



TRANSIENT THERMAL IMPEDANCE CHARACTERISTICS (FWDi PART)




PM50B5LB060

FLAT-BASE TYPE
INSULATED PACKAGE


(CONVERTER PART)

OUTPUT CHARACTERISTICS
(TYPICAL)




COLLECTOR-EMITTER SATURATION VOLTAGE $V_{CE(sat)}$ (V)

COLLECTOR-EMITTER SATURATION
VOLTAGE (VS. I_c) CHARACTERISTICS
(TYPICAL)




COLLECTOR-EMITTER SATURATION
VOLTAGE (VS. V_D) CHARACTERISTICS
(TYPICAL)




CONTROL SUPPLY VOLTAGE V_D (V)

SWITCHING TIME CHARACTERISTICS
(Lower Arm - TYPICAL)




COLLECTOR CURRENT I_c (A)

SWITCHING TIME CHARACTERISTICS
(Lower Arm - TYPICAL)



COLLECTOR CURRENT I_c (A)

SWITCHING LOSS CHARACTERISTICS
(Lower Arm - TYPICAL)




COLLECTOR CURRENT I_c (A)


PM50B5LB060

FLAT-BASE TYPE
INSULATED PACKAGE


FWDi FORWARD VOLTAGE CHARACTERISTICS
(Upper Arm · TYPICAL)




FWDi REVERSE RECOVERY CHARACTERISTICS
(Upper Arm · TYPICAL)




FWDi REVERSE RECOVERY LOSS CHARACTERISTICS
(Upper Arm · TYPICAL)



TRANSIENT THERMAL
IMPEDANCE CHARACTERISTICS
(IGBT PART)



TRANSIENT THERMAL
IMPEDANCE CHARACTERISTICS
(FWDi PART · Upper Arm)



TRANSIENT THERMAL
IMPEDANCE CHARACTERISTICS
(FWDi PART · Lower Arm)

