RoboClock ${ }^{\circledR}$, CY7B995 2.5/3.3V 200-MHz High-Speed Multi-Phase PLL Clock Buffer

## Features

- 2.5 V or 3.3 V operation
- Split output bank power supplies

■ Output frequency range: 6 MHz to 200 MHz
■ 45 ps typical cycle-cycle jitter

- $\pm 2 \%$ max output duty cycle
- Selectable output drive strength

■ Selectable positive or negative edge synchronization
■ Eight LVTTL outputs driving $50 \Omega$ terminated lines
■ LVCMOS/LVTTL over-voltage tolerant reference input

- Selectable phase-locked loop (PLL) frequency range and lock indicator
■ Phase adjustments in $625 / 1250 \mathrm{ps}$ steps up to $\pm 7.5 \mathrm{~ns}$
- (1-6, $8,10,12) \times$ multiply and ( $1 / 2,1 / 4$ ) x divide ratios

■ Spread-Spectrum compatible
■ Power down mode

- Selectable reference divider
- Industrial temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

■ 44-pin TQFP package

## Description

The CY7B995 RoboClock ${ }^{\circledR}$ is a low voltage, low power, eight-output, 200 MHz clock driver. It features output phase programmability which is necessary to optimize the timing of high performance computer and communication systems.
The user can program both the frequency and the phase of the output banks through $\mathrm{nF}[0: 1]$ and $\mathrm{DS}[0: 1]$ pins. The adjustable phase feature allows the user to skew the outputs to lead or lag the reference clock. Any one of the outputs can be connected to feedback to achieve different reference frequency multiplication, and divide ratios and zero input-output delay.
The device also features split output bank power supplies, which enable the user to run two banks (1Qn and 2Qn) at a power supply level, different from that of the other two banks (3Qn and 4 Qn ). The three-level PE/HD pin also controls the synchronization of the output signals to either the rising, or the falling edge of the reference clock and selects the drive strength of the output buffers. The high drive option (PE/HD = MID) increases the output current from $\pm 12 \mathrm{~mA}$ to $\pm 24 \mathrm{~mA}$.

## Logic Block Diagram



## Pinouts

Figure 1. Pin Diagram - 44 Pin TQFP Package Top view


Table 1. Pin Definitions - 44 Pin TQFP Package

| Pin | Name | $10^{[1]}$ | Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| 39 | REF | I | LVTTL/LVCMOS | Reference Clock Input. |
| 17 | FB | 1 | LVTTL | Feedback Input. |
| 37 | TEST | 1 | 3-Level | When MID or HIGH, disables PLL ${ }^{[3]}$. REF goes to all outputs. Set LOW for normal operation. |
| 2 | SOE\# | I, PD | LVTTL | Synchronous Output Enable. When HIGH, it stops clock outputs (except 2Q0 and 2Q1) in a LOW state (for PE/HD $=\mathrm{H}$ or M) - 2Q0, and 2Q1 may be used as the feedback signal to maintain phase lock. When TEST is held at MID level and sOE\# is HIGH, the $\mathrm{nF}[1: 0]$ pins act as output disable controls for individual banks when $\mathrm{nF}[1: 0]=$ LL. Set sOE\# LOW for normal operation. |
| 4 | PE/HD | I, PU | 3-Level | Selects Positive or Negative Edge Control, and High or Low output Drive Strength. When LOW/HIGH, the outputs are synchronized with the negative/positive edge of the reference clock respectively. When at MID level, the output drive strength is increased and the outputs synchronize with the positive edge of the reference clock. See Table 10 on page 5. |
| $\begin{aligned} & 34,33,36,35, \\ & 43,42,1,44 \end{aligned}$ | nF[1:0] | 1 | 3-Level | Selects Frequency and Phase of the Outputs. See Table 4, Table 5, Table 6, Table 8, and Table 9 on page 4. |
| 41 | FS | 1 | 3-Level | Selects VCO Operating Frequency Range. See Table 7 on page 4. |
| $\begin{array}{\|l} 26,27,20,21 \\ 13,14,7,8 \end{array}$ | nQ[1:0] | 0 | LVTTL | Four banks of two outputs. See Table 6 on page 4 for frequency settings. |
| 32, 31 | DS[1:0] | 1 | 3-Level | Selects Feedback Divider. See Table 3 on page 4. |
| 3 | PD\#/DIV | I, PU | 3-Level | Power down and Reference Divider Control. When LOW, shuts off entire chip. When at MID level, enables the reference divider. See Table 2 for settings. |
| 30 | LOCK | O | LVTTL | PLL Lock Indication Signal. HIGH indicates lock, LOW indicates the PLL is not locked, and outputs may not be synchronized to the input. |
| 5,6 | $\mathrm{V}_{\mathrm{DD}} \mathrm{Q}^{[2]}$ | PWR | Power | Power supply for Bank 4 Output Buffers. See Table 11 on page 5 for supply level constraints. |
| 15,16 | $\mathrm{V}_{\mathrm{DD}} \mathrm{Q}^{[2]}$ | PWR | Power | Power supply for Bank 3 Output Buffers. See Table 11 on page 5 for supply level constraints. |
| 19,28,29 | $\mathrm{V}_{\mathrm{DD}} \mathrm{Q1}^{[2]}$ | PWR | Power | Power supply for Bank 1 and Bank 2 Output Buffers. See Table 11 on page 5 for supply level constraints. |
| 18,40 | $\mathrm{V}_{\mathrm{DD}}{ }^{[2]}$ | PWR | Power | Power supply for the Internal Circuitry. See Table 11 on page 5 for supply level constraints. |
| 9-12, 22-25,38 | $\mathrm{V}_{\text {SS }}$ | PWR | Power | Ground |

## Device Configuration

The outputs of the CY7B995 can be configured to run at frequencies ranging from 6 MHz to 200 MHz . The feedback input divider is controlled by the 3 -level $\mathrm{DS}[0: 1]$ pins as indicated in Table 3 on page 4, and the reference input divider is controlled by the 3-level PD\#/DIV pin as indicated in Table 2.

Table 2. Reference Divider Settings

| PD\#/DIV | R-Reference Divider |
| :---: | :---: |
| $H$ | 1 |
| $M$ | 2 |
| $L^{[4]}$ | N/A |

## Notes

1. PD indicates an internal pull down and 'PU' indicates an internal pull up.
2. A bypass capacitor $(0.1 \mu \mathrm{~F})$ must be placed as close as possible to each positive power pin ( $<0.2$ "). If these bypass capacitors are not close to the pins, their high frequency filtering characteristic is cancelled by the lead inductance of the traces.
3. When TEST = MID and sOE\# = HIGH, PLL remains active with nF[1:0] = LL functioning as an output disable control for individual output banks. Skew selections remain in effect unless nF[1:0] = LL
4. When PD\#/DIV = LOW, the device enters power down mode.

Table 3. Feedback Divider Settings

| DS[1:0] | N-Feedback Input <br> Divider | Permitted Output Divider <br> Connected to FB |
| :---: | :---: | :---: |
| LL | 2 | 1 or 2 |
| LM | 3 | 1 |
| LH | 4 | 1,2 or 4 |
| ML | 5 | 1 or 2 |
| MM | 1 | 1,2 or 4 |
| MH | 6 | 1 or 2 |
| HL | 8 | 1 or 2 |
| HM | 10 | 1 |
| HH | 12 | 1 |

In addition to the reference and feedback dividers, the CY7B995 includes output dividers on Bank3 and Bank4, which are controlled by $3 \mathrm{~F}[1: 0$ ] and $4 \mathrm{~F}[1: 0]$ as indicated in Table 4 and Table 5, respectively.

Table 4. Output Divider Settings - Bank 3

| 3F[1:0] | K - Bank3 Output Divider |
| :---: | :---: |
| LL | 2 |
| HH | 4 |
| Other $^{[5]}$ | 1 |

Table 5. Output Divider Settings - Bank 4

| 4F[1:0] | M- Bank4 Output Divider |
| :---: | :---: |
| LL | 2 |
| Other $^{[5]}$ | 1 |

The divider settings and the FB input to any output connection needed to produce various output frequencies are summarized in Table 6.
Table 6. Output Frequency Settings.

| Configuration | Output Frequency |  |  |
| :---: | :---: | :---: | :---: |
| FB Input Connected to | $\begin{gathered} \text { 1Q[0:1] and } \\ 2 \mathrm{Q}[0: 1][6] \end{gathered}$ | 3Q[0:1] | 4Q[0:1] |
| 1Qn or 2Qn | (N/R) $\times \mathrm{F}_{\mathrm{REF}}$ | $\begin{aligned} & (\mathrm{N} / \mathrm{R}) \times(1 / \\ & \mathrm{K}) \times \mathrm{F}_{\mathrm{REF}} \end{aligned}$ | $\begin{aligned} & (N / R) \times(1 / \\ & M) \times F_{R E F} \end{aligned}$ |
| 3Qn | $\begin{aligned} & (\mathrm{N} / \mathrm{R}) \times \mathrm{K} \times \\ & \mathrm{F}_{\mathrm{REF}} \\ & \hline \end{aligned}$ | ( $\mathrm{N} / \mathrm{R}$ ) $\times \mathrm{F}_{\text {REF }}$ | $\begin{aligned} & (N / R) \times(K / \\ & M) \times F_{\text {REF }} \end{aligned}$ |


| Configuration | Output Frequency |  |  |
| :--- | :--- | :---: | :---: |
| FB Input <br> Connected to | $1 Q[0: 1]$ and <br> $2 \mathrm{Q}[0: 1]$ | $\mathbf{3 Q}[0: 1]$ | $\mathbf{4 Q}[0: 1]$ |
| 4 Qn | $(\mathrm{N} / \mathrm{R}) \times \mathrm{M} \times$ <br> $\mathrm{F}_{\mathrm{REF}}$ | $(\mathrm{N} / \mathrm{R}) \times(\mathrm{M} / \mathrm{K}) \times \mathrm{F}_{\mathrm{REF}}$ | $(\mathrm{N} / \mathrm{R}) \times \mathrm{F}_{\mathrm{REF}}$ |

The 3-level FS control pin setting determines the nominal operating frequency range of the divide-by-one outputs of the device. The CY7B995 PLL operating frequency range that corresponds to each FS level is given in Table 7.
Table 7. Frequency Range Select

| FS | PLL Frequency Range |
| :---: | :---: |
| L | 24 to 50 MHz |
| M | 48 to 100 MHz |
| H | 96 to 200 MHz |

Selectable output skew is in discrete increments of time units $\left(t_{U}\right)$. The value of $t_{U}$ is determined by the FS setting and the maximum nominal frequency. The equation used to determine the $t_{U}$ value is: $t_{U}=1 /\left(f_{\text {NOM }} \times M F\right)$
where MF is a multiplication factor which is determined by the FS setting as indicated in Table 8.
Table 8. MF Calculation

| FS | MF | $\mathbf{f}_{\text {NOM }}$ at which $\mathbf{t}_{\mathbf{U}}$ is $\mathbf{1 . 0} \mathbf{~ n s ~ ( M H z ) ~}$ |
| :---: | :---: | :---: |
| L | 32 | 31.25 |
| M | 16 | 62.5 |
| $H$ | 8 | 125 |

Table 9. Output Skew Settings

| $n F[1: 0]$ | Skew <br> $(1 Q[0: 1], 2 Q[0: 1])$ | Skew <br> $(3 Q[0: 1])$ | Skew <br> $(4 Q[0: 1])$ |
| :---: | :---: | :---: | :---: |
| $\mathrm{LL}^{[7]}$ | $-4 \mathrm{t}_{\mathrm{U}}$ | Divide By 2 | Divide By 2 |
| LM | $-3 \mathrm{t}_{\mathrm{U}}$ | $-6 \mathrm{t}_{\mathrm{U}}$ | $-6 \mathrm{t}_{\mathrm{U}}$ |
| LH | $-2 \mathrm{t}_{\mathrm{U}}$ | $-4 \mathrm{t}_{\mathrm{U}}$ | $-4 \mathrm{t}_{\mathrm{U}}$ |
| ML | $-1 \mathrm{t}_{\mathrm{U}}$ | $-2 \mathrm{t}_{\mathrm{U}}$ | $-2 \mathrm{t}_{\mathrm{U}}$ |
| MM | Zero Skew | Zero Skew | Zero Skew |
| MH | $+1 \mathrm{t}_{\mathrm{U}}$ | $+2 \mathrm{t}_{\mathrm{U}}$ | $+2 \mathrm{t}_{\mathrm{U}}$ |
| HL | $+2 \mathrm{t}_{\mathrm{U}}$ | $+4 \mathrm{t}_{\mathrm{U}}$ | $+4 \mathrm{t}_{\mathrm{U}}$ |
| HM | $+3 \mathrm{t}_{\mathrm{U}}$ | $+6 \mathrm{U}_{\mathrm{U}}$ | $+6 \mathrm{t}_{\mathrm{U}}$ |
| HH | $+4 \mathrm{t}_{\mathrm{U}}$ | Divide By 4 | Inverted $^{[8]}$ |

## Notes

5. These states are used to program the phase of the respective banks. See Table 8 and Table 9.
6. These outputs are undivided copies of the VCO clock. The formulas in this column can be used to calculate the VCO operating frequency (FNOM) at a given reference frequency (FREF), and divider and feedback configuration. The user must select a configuration and a reference frequency that generates a VCO frequency, and is within the range specified by FS pin. See Table 7.

In addition to determining whether the outputs synchronize to the rising or the falling edge of the reference signal, the 3-level PE/HD pin controls the output buffer drive strength as indicated in Table 10 on page 5. Refer to the AC Timing Definitions section for a description of input-to-output and output-to-output phase relationships.
Table 10. PE/HD Settings

| PE/HD | Synchronization | Output Drive Strength $^{[9]}$ |
| :---: | :---: | :---: |
| L | Negative | Low Drive |
| M | Positive | High Drive |
| H | Positive | Low Drive |

The CY7B995 features split power supply buses for Banks 1 and 2, Bank 3 and Bank 4, which enables the user to obtain both 3.3 V and 2.5 V output signals from one device. The core power supply $\left(V_{\mathrm{DD}}\right)$ must be set at a level that is equal to or higher than any of the output power supplies.

Table 11. Power Supply Constraints

| $\mathbf{V}_{\mathbf{D D}}$ | $\mathbf{V}_{\mathbf{D D}} \mathbf{Q 1}^{[10]}$ | $\mathbf{V}_{\mathbf{D D}} \mathbf{Q 3}^{[10]}$ | $\mathbf{V}_{\mathbf{D D}} \mathbf{Q 4}^{[10]}$ |
| :---: | :---: | :---: | :---: |
| 3.3 V | 3.3 V or 2.5 V | 3.3 V or 2.5 V | 3.3 V or 2.5 V |
| 2.5 V | 2.5 V | 2.5 V | 2.5 V |

## Governing Agencies

The following agencies provide specifications that apply to the CY7B995. The agency name and relevant specification is listed below.
Table 12. Governing Agencies and Specifications

| Agency Name | Specification |
| :--- | :--- |
| JEDEC | JESD 51 (Theta JA) |
|  | JESD 65 (Skew, Jitter) |
| IEEE | 1596.3 (Jiter Specs) |
| UL-194_V0 | 94 (Moisture Grading) |
| MIL | 883E Method 1012.1 <br> (Therma Theta JC) |

## Absolute Maximum Conditions

| Parameter | Description | Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Operating Voltage | Functional @ 2.5V $\pm 5 \%$ | 2.25 | 2.75 | V |
| $\mathrm{V}_{\mathrm{DD}}$ | Operating Voltage | Functional @ 3.3V $\pm 10 \%$ | 2.97 | 3.63 | V |
| $\mathrm{V}_{\text {IN(MIN })}$ | Input Voltage | Relative to $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}-0.3$ | - | V |
| $\mathrm{V}_{\text {IN(MAX) }}$ | Input Voltage | Relative to $\mathrm{V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {REF(MAX) }}$ | Reference Input Voltage | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  | 5.5 | V |
| $\mathrm{V}_{\text {REF (MAX) }}$ | Reference Input Voltage | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ |  | 4.6 | V |
| $\mathrm{T}_{\text {S }}$ | Temperature, Storage | Non Functional | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Temperature, Operating Ambient | Functional | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {J }}$ | Temperature, Junction | Functional | - | 155 | ${ }^{\circ} \mathrm{C}$ |
| $\varnothing_{\mathrm{JC}}$ | Dissipation, Junction to Case | Mil-Spec 883E Method 1012.1 | - | 42 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\varnothing_{\text {JA }}$ | Dissipation, Junction to Ambient | JEDEC (JESD 51) | - | 74 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{ESD}_{\text {HBM }}$ | ESD Protection (Human Body Model) | MIL-STD-883, Method 3015 | 2000 | - | V |
| UL-94 | Flammability Rating | @1/8 in. | V-0 |  |  |
| MSL | Moisture Sensitivity Level |  | 1 |  |  |
| $\mathrm{F}_{\text {IT }}$ | Failure in Time | Manufacturing Testing | 10 |  | ppm |

[^0]RoboClock ${ }^{\circledR}$, CY7B995

## DC Specifications at 2.5V

| Parameter | Description | Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | 2.5 Operating Voltage | $2.5 \mathrm{~V} \pm 5 \%$ | 2.375 | 2.625 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | REF, FB, and sOE\# Inputs | - | 0.7 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 1.7 | - | V |
| $\mathrm{V}_{1 \mathrm{HH}}{ }^{[11]}$ | Input HIGH Voltage | 3-Level Inputs, (TEST, FS, nF[1:0], DS[1:0], PD\#/DIV, PE/HD). (These pins are normally wired to $\mathrm{V}_{\mathrm{DD}}$, GND, or unconnected) | $\begin{gathered} \hline \mathrm{V}_{\mathrm{DD}}- \\ -0.4 \end{gathered}$ | - | V |
| $\mathrm{V}_{\mathrm{IMM}}{ }^{[11]}$ | Input MID Voltage |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} / 2 \\ -0.2 \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} / 2 \\ & +0.2 \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{ILL}}{ }^{[11]}$ | Input LOW Voltage |  | - | 0.4 | V |
| IIL | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} / \mathrm{G}_{\mathrm{ND}}, \mathrm{V}_{\mathrm{DD}}=\mathrm{Max} ;$ (REF and FB Inputs) | -5 | 5 | $\mu \mathrm{A}$ |
| $I_{3}$ | 3-Level Input DC Current |  | - | 200 | $\mu \mathrm{A}$ |
|  |  | MID, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}} / 2$ (TEST, FS, $\mathrm{nF}[1: 0]$, | -50 | 50 | $\mu \mathrm{A}$ |
|  |  | LOW, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }} \quad$ PE/HD) | -200 | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{PU}}$ | Input Pull-Up Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {SS }}, \mathrm{V}_{\mathrm{DD}}=\operatorname{Max}$ | -25 | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {PD }}$ | Input Pull-Down Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DD}}=\mathrm{Max}$, (sOE\#) | - | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}(\mathrm{PE} / \mathrm{HD}=\mathrm{L} / \mathrm{H}),(\mathrm{nQ}[0: 1])$ | - | 0.4 | V |
|  |  | $\mathrm{l}_{\mathrm{OL}}=20 \mathrm{~mA}$ (PE/HD $\left.=\mathrm{MID}\right),(\mathrm{nQ}[0: 1])$ | - | 0.4 | V |
|  |  | $\mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}$ (LOCK) |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}(\mathrm{PE} / \mathrm{HD}=\mathrm{L} / \mathrm{H}),(\mathrm{nQ}[0: 1])$ | 2.0 | - | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-20 \mathrm{~mA}(\mathrm{PE} / \mathrm{HD}=\mathrm{MID}),(\mathrm{nQ}[0: 1])$ | 2.0 | - | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-2 \mathrm{~mA}$ (LOCK) | 2.0 |  | V |
| $\mathrm{I}_{\mathrm{DDQ}}$ | Quiescent Supply Current | $\mathrm{V}_{\mathrm{DD}}=\mathrm{Max}$, TEST $=$ MID, REF $=$ LOW, $\mathrm{sOE} \#=$ LOW, Outputs Not Loaded | - | 2 | mA |
| IDDPD | Power down Current | $\begin{aligned} & \text { PD\#/DIV, sOE\# = LOW } \\ & \text { Test,nF[1:0],DS[1:0] = HIGH; } \mathrm{V}_{\mathrm{DD}}=\mathrm{Max} \end{aligned}$ | 10(typ.) | 25 | $\mu \mathrm{A}$ |
| IDD | Dynamic Supply Current | At 100 MHz | 15 |  | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance |  | 4 |  | pF |

RoboClock ${ }^{\circledR}$, CY7B995

DC Specifications at 3.3V

| Parameter | Description | Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | 3.3 Operating Voltage | $3.3 \mathrm{~V} \pm 10 \%$ | 2.97 | 3.63 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | REF, FB and sOE\# Inputs | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 | - | V |
| $\mathrm{V}_{\mathrm{IHH}}{ }^{[11]}$ | Input HIGH Voltage | 3-Level Inputs (TEST, FS, nF[1:0], DS[1:0],PD\#/DIV, PE/HD); (These pins are normally wired to VDD,GND or unconected | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}- \\ & -0.6 \end{aligned}$ | - | V |
| $\mathrm{V}_{\text {IMM }}{ }^{[11]}$ | Input MID Voltage |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} / 2- \\ 0.3 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} / 2+ \\ 0.3 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{ILL}}{ }^{[11]}$ | Input LOW Voltage |  | - | 0.6 | V |
| IIL | Input Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} / \mathrm{G}_{\mathrm{ND}}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{Max} \\ & \text { (REF and } \mathrm{FB} \text { inputs) } \end{aligned}$ | -5 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{3}$ | 3-Level Input DC Current | HIGH, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}} \quad 3$ 3-Level Inputs, | - | 200 | $\mu \mathrm{A}$ |
|  |  | MID, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}} / 2$ | -50 | 50 | $\mu \mathrm{A}$ |
|  |  | LOW, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{SS}}$ | -200 | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{PU}}$ | Input Pull Up Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DD}}=\operatorname{Max}$ | -25 | - | $\mu \mathrm{A}$ |
| ${ }^{\text {PPD }}$ | Input Pull Down Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DD}}=\mathrm{Max}$, (sOE\#) | - | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}(\mathrm{PE} / \mathrm{HD}=\mathrm{L} / \mathrm{H}),(\mathrm{nQ}[0: 1])$ | - | 0.4 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ (PE/HD = MID), (nQ[0:1]) | - | 0.4 | V |
|  |  | $\mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}$ (LOCK) |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}(\mathrm{PE} / \mathrm{HD}=\mathrm{L} / \mathrm{H}),(\mathrm{nQ}[0: 1])$ | 2.4 | - | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}(\mathrm{PE} / \mathrm{HD}=\mathrm{MID}),(\mathrm{nQ}[0: 1])$ | 2.4 | - | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-2 \mathrm{~mA}$ (LOCK) | 2.4 |  | V |
| $\mathrm{I}_{\mathrm{DDQ}}$ | Quiescent Supply Current | $\begin{aligned} & \text { VDD = Max, TEST = MID, } \\ & \text { REF = LOW, sOE\# = LOW, } \\ & \text { Outputs Not Loaded } \end{aligned}$ | - | 2 | mA |
| IDDPD | Power Down Current | $\begin{aligned} & \text { PD\#/DIV, sOE\# = LOW, Test,nF[1:0],DS[1:0] = HIGH, } \\ & \mathrm{V}_{\mathrm{DD}}=\mathrm{Max} \end{aligned}$ | 10(typ.) | 25 | $\mu \mathrm{A}$ |
| ${ }^{\text {DD }}$ | Dynamic Supply Current | At 100 MHz | 230 |  | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance |  | 4 |  | pF |

## AC Input Specifications

| Parameter | Description | Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{R}}, \mathrm{T}_{\mathrm{F}}$ | Input Rise/Fall Time | 0.8V-2.0V | - | 10 | ns/V |
| $\mathrm{T}_{\text {PWC }}$ | Input Clock Pulse | HIGH or LOW | 2 | - | ns |
| $\mathrm{T}_{\text {DCIN }}$ | Input Duty Cycle |  | 10 | 90 | \% |
| $\mathrm{F}_{\text {REF }}$ | Reference Input Frequency ${ }^{[12]}$ | FS = LOW | 2 | 50 | MHz |
|  |  | FS = MID | 4 | 100 |  |
|  |  | FS $=\mathrm{HIGH}$ | 8 | 200 |  |

## Switching Characteristics

| Parameter | Description | Condition | Min | Type | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{F}_{\text {OR }}$ | Output frequency range |  | 6 | - | 200 | MHz |
| $\mathrm{VCO}_{\text {LR }}$ | VCO Lock Range |  | 200 | - | 400 | MHz |
| VCO ${ }_{\text {LBW }}$ | VCO Loop Bandwidth |  | 0.25 | - | 3.5 | MHz |
| ${ }^{\text {tSKEWPR }}$ | Matched-Pair Skew ${ }^{[13]}$ | Skew between the earliest and the latest output transitions within the same bank. | - | - | 100 | ps |
| $\mathrm{t}_{\text {SKEWO}}$ | Output-Output Skew ${ }^{[13]}$ | Skew between the earliest and the latest output transitions among all outputs at $0 \mathrm{t}_{\mathrm{U}}$. | - | - | 200 | ps |
| $\mathrm{t}_{\text {SKEW1 }}$ |  | Skew between the earliest and the latest output transitions among all outputs for which the same phase delay has been selected. | - | - | 200 | ps |
| $\mathrm{t}_{\text {SKEW2 }}$ |  | Skew between the nominal output rising edge to the inverted output falling edge. | - | - | 500 | ps |
| $\mathrm{t}_{\text {SKEW3 }}$ |  | Skew between non-inverted outputs running at different frequencies. | - | - | 500 | ps |
| $\mathrm{t}_{\text {SKEW4 }}$ | Output-Output Skew ${ }^{[13]}$ | Skew between nominal to inverted outputs running at different frequencies. | - | - | 500 | ps |
| $\mathrm{t}_{\text {SKEW5 }}$ |  | Skew between nominal outputs at different power supply levels. | - | - | 650 | ps |
| $\mathrm{t}_{\text {PART }}$ | Part-Part Skew | Skew between the outputs of any two devices under identical settings and conditions ( $\mathrm{V}_{\mathrm{DDQ}}, \mathrm{V}_{\mathrm{DD}}$, temp, air flow, frequency, etc.). | - | - | 750 | ps |
| $\mathrm{t}_{\text {PDO }}$ | Ref to FB Propagation Delay ${ }^{[14]}$ |  | -250 | - | +250 | ps |
| todcv | Output Duty Cycle | Fout < 100 MHz , Measured at $\mathrm{V}_{\mathrm{DD}} / 2$. | 48 | - | 52 | \% |
|  |  | Fout > 100 MHz , Measured at $\mathrm{V}_{\mathrm{DD}} / 2$. | 45 | - | 55 |  |
| $t_{\text {PWW }}$ | Output High Time Deviation from 50\% | Measured at 2.0 V for $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ and at 1.7 V for $\mathrm{V}_{\mathrm{DD}}$ $=2.5 \mathrm{~V}$. | - | - | 1.5 | ns |
| $t_{\text {PWL }}$ | Output Low Time Deviation from 50\% | Measured at 0.8 V for $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ and at 0.7 V for $\mathrm{V}_{\mathrm{DD}}$ $=2.5 \mathrm{~V}$. | - | - | 2.0 | ns |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time | Measured at $0.8 \mathrm{~V}-2.0 \mathrm{~V}$ for $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ and $0.7 \mathrm{~V}-1.7 \mathrm{~V}$ for $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$. | 0.15 | - | 1.5 | ns |
| t ${ }_{\text {LOCK }}$ | PLL Lock Time ${ }^{[15,16]}$ |  | - | - | 0.5 | ms |
| $\mathrm{t}_{\mathrm{ccJ}}$ | Cycle-Cycle Jitter | Divide by one output frequency, FS = L, FB = divide by any. | - | 45 | 100 | ps |
|  |  | Divide by one output frequency, FS = M/H, FB = divide by any. | - | 55 | 150 | ps |

## Notes

11. These Inputs are normally wired to VDD, GND or unconnected. Internal termination resistors bias unconnected inputs to $V_{D D} / 2$.
12. IF PD\#/DIV is in HIGH level (R-reference divider $=1$ ). Reference Input Frequency $=$ F $_{\text {REF }}$ IF PD\#/DIV is in MID level (R-reference divider $=2$ ). Reference Input Frequency $=F_{\text {REF }} \times 2$.
13. Test Load $=20 \mathrm{pF}$, terminated to $\mathrm{V}_{\mathrm{CC}} / 2$. All outputs are equally loaded.
14. $\mathrm{t}_{\mathrm{PD}}$ is measured at 1.5 V for $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ and at 1.25 V for $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ with $R E F$ rise/fall times of 0.5 ns between $0.8 \mathrm{~V}-2.0 \mathrm{~V}$.
15. $t_{\text {LOCK }}$ is the time that is required before outputs synchronize to REF. This specification is valid with stable power supplies which are within normal operating limits. 16. Lock detector circuit may be unreliable for input frequencies lower than 4 MHz , or for input signals which contain significant jitter.

## AC Timing Definitions



With PE HIGH (LOW), the REF rising (falling) edges are aligned to the FB rising (falling) edges. Also, when PE is HIGH (LOW), all divided outputs' rising (falling) edges are aligned to the rising (falling) edges of the undivided, non-inverted outputs. Regardless of PE setting, divide-by-4 outputs', rising edges align to the divide-by-2 outputs' rising edges.

In cases where a non-divided output is connected to the FB input pin, the divided output rising edges can be either 0 or 180 degrees phase aligned to the REF input rising edges (as set randomly at power-up). If the divided outputs are required as rising-edge (falling-edge) aligned to the REF input's rising (falling) edge, set the PE pin HIGH (LOW) and connect the lowest frequency divided output to the FB input pin. This setup provides a consistent input-output and output-output phase relationship.

## AC Test Loads and Waveforms

Figure 3. For Lock Output and all other Outputs


Figure 4. 3.3V LVTTL and 2.5V LVTTL Output Waveforms


Figure 5. 3.3V LVTTL and 2.5V LVTTL Input Test Waveforms

3.3V LVTTL INPUT TEST WAVEFORM

2.5V LVTTL INPUT TEST WAVEFORM

## Ordering Information

| Part Number | Package Type | Product Flow | Status |
| :--- | :--- | :--- | :--- |
| CY7B995AC | 44 TQFP | Commercial, $0^{\circ}$ to $70^{\circ} \mathrm{C}$ | Obsolete |
| CY7B995ACT | 44 TQFP - Tape and Reel | Commercial, $0^{\circ}$ to $70^{\circ} \mathrm{C}$ | Obsolete |
| CY7B995AI | 44 TQFP | Industrial, $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ | Not for new design |
| CY7B995AIT | 44 TQFP - Tape and Reel | Industrial, $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ | Obsolete |
| Pb-free | 44 TQFP | Commercial, $0^{\circ}$ to $70^{\circ} \mathrm{C}$ | Active |
| CY7B995AXC | 44 TQFP - Tape and Reel | Commercial, $0^{\circ}$ to $70^{\circ} \mathrm{C}$ | Active |
| CY7B995AXCT | 44 TQFP | Industrial, $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ | Active |
| CY7B995AXI | 44 TQFP - Tape and Reel | Industrial, $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ | Active |
| CY7B995AXIT |  |  |  |

## Package Drawing and Dimension

Figure 6. 44-Pb Thin Plastic Quad Flat Pack ( $10 \times 10 \times 1.0 \mathrm{~mm}$ ) A44SB


51-85155*A

## Document History Page

| Document Title: CY7B995 Roboclock ${ }^{\circledR}$ 2.5/3.3V 200-MHz High-speed Multi-phase PLL Clock Buffer <br> Document Number: 38-07337 |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| REV. | ECN No. | Issue Date | Orig. of <br> Change | Description of Change |
| $* *$ | 122626 | $01 / 10 / 03$ | RGL | New Data Sheet |
| *A | 205743 | See ECN | RGL | Changed Pin 5 from VDD to VDDQ4, Pin 16 from VDD to VDDQ3 and Pin <br> 29 from VDD to VDDQ1 <br> Added pin 1 indicator in the Pin Configuration Drawing |
| *B | 362760 | See ECN | RGL | Added description on the AC Timing Waveforms <br> Added typical value for cycle-to-cycle jitter |
| *C | 389237 | See ECN | RGL | Added Lead-free devices |
| *D | 1562063 | See ECN | PYG/AESA | Added Status column to Ordering Information table |

© Cypress Semiconductor Corporation, 2003-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes
    7. LL disables outputs if TEST $=$ MID and $s O E \#=\mathrm{HIGH}$.
    8. When $4 \mathrm{Q}[0: 1$ ] are set to run inverted (HH mode), sOE\# disables these outputs HIGH when PE/HD = HIGH or MID, sOE\# disables them LOW when PE/HD = LOW
    9. Please refer to "DC Parameters" section for $\mathrm{l}_{\mathrm{OH}} / \mathrm{l}_{\mathrm{OL}}$ specifications.
    10. $\mathrm{V}_{\mathrm{DD}} \mathrm{Q} 1 / 3 / 4$ must not be set at a level higher than that of $\mathrm{V}_{D D}$. They can be set at different levels from each other, e.g., $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, $\mathrm{V}_{\mathrm{DD}} \mathrm{Q} 1=3.3 \mathrm{~V}$, $\mathrm{V}_{\mathrm{DD}} \mathrm{Q} 3=2.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DD}} \mathrm{Q} 4=2.5 \mathrm{~V}$.

