

HD74LS195A

4-bit Parallel-Access Shift Register

REJ03D0457-0300 Rev.3.00 Jul.15.2005

This 4-bit register features parallel inputs, parallel outputs, $J-\overline{K}$ serial inputs, shift / load control input, and a direct overriding clear. All inputs are buffered to lower the input drive requirements. The registers have two modes of operation:

- Parallel (broadside) load
- Shift (in the direction Q_A toward Q_D)


Parallel loading is accomplished by applying the four bits of data and taking the shift / load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited. Shifting is accomplished synchronously when the shift / load control input is high. Serial data for this mode is entered at the $J-\overline{K}$ inputs. These inputs permit the first stage to perform as a $J-\overline{K}$, D-, or T-type flip-flop as shown in the function table.

Features

• Ordering Information

Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LS195AFPEL	SOP-16 pin (JEITA)	PRSP0016DH-B (FP-16DAV)	FP	EL (2,000 pcs/reel)

Pin Arrangement




Function Table

	Inputs										Outputs		
Clear	Shift /	Clock	Se	rial		Par	allel		0	0	0	0	$\overline{\mathbf{Q}}_{D}$
Clear	Load	CIOCK	J	K	Α	В	С	D	Q_A	Q_B	Qc	\mathbf{Q}_{D}	Q D
L	Х	Х	Χ	Х	Х	Х	Х	Х	L	L	L	L	Н
Н	L	1	Χ	Х	а	b	С	d	а	b	С	d	d
Н	Н	L	Х	Х	Х	Х	Х	Х	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}	\overline{Q}_{D0}
Н	Н	1	L	Н	Х	Х	Х	Х	Q_{A0}	Q_{A0}	Q_{Bn}	Q _{Cn}	$\overline{\mathbf{Q}}_{Cn}$
Н	Н	1	L	L	Х	Х	Х	Х	L	Q_{An}	Q_{Bn}	Q _{Cn}	$\overline{\mathbf{Q}}_{Cn}$
Н	Н	1	Н	Н	Х	Х	Х	Х	Н	Q_{An}	Q_{Bn}	Q _{Cn}	$\overline{\mathbf{Q}}_{Cn}$
Н	Н	1	Н	L	Х	Х	Х	Х	\overline{Q}_{An}	Q_{An}	Q_{Bn}	Q _{Cn}	$\overline{\mathbf{Q}}_{Cn}$

Notes: 1. H; high level, L; low level, X; irrelevant

- 2. 1; transition from low to high level
- 3. a to d; the level of steady-state input at inputs A, B, C, or D, respectively
- 4. Q_{A0} to Q_{D0} ; the level of Q_A , Q_B , Q_C , or Q_D , respectively before the indicated steady-state input conditions were established.
- 5. Q_{An} to Q_{Cn}; the level of Q_A, Q_B, Q_C, respectively before the most-recent ↑ transition of the clock.

Block Diagram



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply voltage	Vcc	7	V
Input voltage	V _{IN}	7	V
Power dissipation	P _T	400	mW
Storage temperature	Tstg	-65 to +150	°C

Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.

Recommended Operating Conditions

l:	tem	Symbol	Min	Тур	Max	Unit
Supply voltage		V_{CC}	4.75	5.00	5.25	V
Output current		I _{OH}	_	_	-400	μΑ
Output current		I _{OL}	_	_	8	mA
Operating temper	erature	T_{opr}	-20	25	75	°C
Clock frequency	1	$f_{\sf clock}$	0	_	30	MHz
Clock pulse wid	th	t _{w (CK)}	16	_	_	ns
Clear pulse widt	th	t _{su (CLR)}	12	_		ns
	Shift / load		25	_	_	ns
Setup time	Serial and parallel data	t_{su}	15	_	_	ns
	Clear inactive-state		25	_	_	ns
Release time		t _{release}	_	_	5	ns
Hold time		t _h	0	_		ns

Electrical Characteristics

 $(Ta = -20 \text{ to } +75 \text{ }^{\circ}\text{C})$

Item	Symbol	min.	typ.*	max.	Unit	Condition
Input voltage	V _{IH}	2.0	_	_	V	
input voitage	V _{IL}	_	_	0.8	V	
Output voltage	V _{он}	2.7	-		٧	$V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V},$ $I_{OH} = -400 \mu A$
Output voltage	V_{OL}			0.4	V	$I_{OL} = 4 \text{ mA}$ $V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V},$
	VOL		1	0.5		$I_{OL} = 8 \text{ mA}$ $V_{IL} = 0.8 \text{ V}$
	I _{IH}		1	20	μΑ	$V_{CC} = 5.25 \text{ V}, V_I = 2.7 \text{ V}$
Input current	I _{IL}	<u> </u>	_	-0.4	mA	$V_{CC} = 5.25 \text{ V}, V_I = 0.4 \text{ V}$
	I _I	1	_	0.1	mA	$V_{CC} = 5.25 \text{ V}, V_I = 7 \text{ V}$
Short-circuit output current	los	-20	1	-100	mA	V _{CC} = 5.25 V
Supply current**	I _{CC}	-	14	21	mA	V _{CC} = 5.25 V
Input clamp voltage	V _{IK}	4	_	-1.5	V	$V_{CC} = 4.75 \text{ V}, I_{IN} = -18 \text{ mA}$

Notes: $^*V_{CC} = 5 \text{ V}, \text{ Ta} = 25^{\circ}\text{C}$


Switching Characteristics

 $(V_{CC} = 5 \text{ V}, \text{Ta} = 25^{\circ}\text{C})$

Item	Symbol	Inputs	Outputs	min.	typ.	max.	Unit	Condition
Maximum clock frequency	$f_{\sf max}$	Clock	Q _A to Q _D	30	39		MHz	
	t _{PHL}	Clear	Q _A to Q _D	_	19	30	ns	$C_L = 15 pF$,
Propagation delay time	t _{PLH}	Clock	Q _A to Q _D	_	14	22	ns	$R_L = 2 k\Omega$
	t _{PHL}	Clock	\overline{Q}_D	_	17	26	ns	


^{**} With all outputs open, shift / load grounded, and 4.5 V applied to the J, K, and data inputs, I_{CC} is measured by applying a momentary ground, followed by 4.5 V, to clear and then applying a momentary ground, followed by 4.5 V, to clock.

Count Sequence



Testing Method

Test Circuit




Testing Table

		Inputs									
Item	From input to output	CLR	Shift / Load	2	K	СК	Α	В	С	D	
$f_{\sf max}$		4.5V	4.5V	4.5V	GND	IN	4.5V	4.5V	4.5V	4.5V	
	Clear \rightarrow Q _A to Q _D	IN	GND	4.5V	4.5V	IN	4.5V	4.5V	4.5V	4.5V	
t _{PLH} t	Clock \rightarrow Q _A to Q _D , \overline{Q}_D	4.5V	4.5V	4.5V	GND	IN	4.5V	4.5V	4.5V	4.5V	
		4.5V	GND	4.5V	4.5V	IN	IN	IN	IN	IN	

Item	From input to output	Outputs							
item		Q_A	Q _B	Q _C	Q_D	$\overline{\mathbf{Q}}_{D}$			
$f_{\sf max}$		OUT	OUT	OUT	OUT	OUT			
4	Clear \rightarrow Q _A to Q _D	OUT	OUT	OUT	OUT	_			
t _{PLH}	Clock \rightarrow Q _A to Q _D , \overline{Q}_D	OUT	OUT	OUT	OUT	OUT			
		OUT	OUT	OUT	OUT	OUT			


Waveform



Notes:

- 1. Input pulse; $t_{TLH} \le 15$ ns, $t_{THL} \le 6$ ns, PRR = 1 MHz, duty cycle 50%
- 2. A clear pulse is applied prior to each test.
- 3. Propagation delay times (t_{PLH} and t_{PHL}) are measured at t_{n+1} . Proper shifting of data is verified at t_{n+4} with a functional test.
- 4. J and \overline{K} inputs are tested the same as data A, B, C, and D inputs except that shift / load input remains high.
- 5. t_n; bit time beroer clocking transition.
- 6. t_{n+1} ; bit time after one clocking transition.
- 7. t_{n+4} ; bit time after four clocking transition.

Package Dimensions



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal righty, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-partys rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or a authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp.



RENESAS SALES OFFICES

http://www.renesas.com

Colophon .3.0

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

Renesas Technology Malaysia Sdn. Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

© 2005. Renesas Technology Corp., All rights reserved.	Printed in Japan.