


# 8-Input Data Selector/Multiplexer with 3-State Outputs High-Speed Silicon-Gate CMOS

## IN74ACT251

The IN74ACT251 is identical in pinout to the LS/ALS251, HC/HCT251. The IN74ACT251 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

The device selects one of the eight binary Data Inputs, as determined by the Address Inputs. The Output Enable pin must be at a low level for the selected data to appear at the outputs. If Output Enable is high, the Y and the  $\bar{Y}$  outputs are in the high-impedance state. This 3-State feature allows the IN74ACT251 to be used in bus-oriented systems.

- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0  $\mu$ A; 0.1  $\mu$ A @ 25°C
- Outputs Source/Sink 24 mA




N SUFFIX  
PLASTIC


D SUFFIX  
SOIC

**ORDERING INFORMATION**  
IN74ACT251N Plastic  
IN74ACT251D SOIC  
 $T_A = -40^\circ$  to  $85^\circ$  C for all packages

### PIN ASSIGNMENT



### LOGIC DIAGRAM



### FUNCTION TABLE

Inputs				Outputs	
A2	A1	A0	Output Enable	Y	$\bar{Y}$
X	X	X	H	Z	Z
L	L	L	L	D0	$\bar{D0}$
L	L	H	L	D1	$\bar{D1}$
L	H	L	L	D2	$\bar{D2}$
L	H	H	L	D3	$\bar{D3}$
H	L	L	L	D4	$\bar{D4}$
H	L	H	L	D5	$\bar{D5}$
H	H	L	L	D6	$\bar{D6}$
H	H	H	L	D7	$\bar{D7}$

D0,D1...D7=the level of the respective D input

Z = high-impedance state

X = don't care

**MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IN</sub>	DC Input Current, per Pin	±20	mA
I <sub>OUT</sub>	DC Output Sink/Source Current, per Pin	±50	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±50	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C  
SOIC Package: - 7 mW/°C from 65° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>J</sub>	Junction Temperature (PDIP)		140	°C
T <sub>A</sub>	Operating Temperature, All Package Types	-40	+85	°C
I <sub>OH</sub>	Output Current - High		-24	mA
I <sub>OL</sub>	Output Current - Low		24	mA
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time * (except Schmitt Inputs)	V <sub>CC</sub> =4.5 V 0 V <sub>CC</sub> =5.5 V 0	10 8.0	ns/V

\* V<sub>IN</sub> from 0.8 V to 2.0 V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range GND ≤ (V<sub>IN</sub> or V<sub>OUT</sub>) ≤ V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

**DC ELECTRICAL CHARACTERISTICS** (Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	Guaranteed Limits		Unit
				25 °C	-40°C to 85°C	
V <sub>IH</sub>	Minimum High-Level Input Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V	4.5 5.5	2.0 2.0	2.0 2.0	V
V <sub>IL</sub>	Maximum Low - Level Input Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V	4.5 5.5	0.8 0.8	0.8 0.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	I <sub>OUT</sub> ≤ -50 μA	4.5 5.5	4.4 5.4	4.4 5.4	V
		*V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> =-24 mA	4.5	3.86	3.76	
		I <sub>OH</sub> =-24 mA	5.5	4.86	4.76	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	I <sub>OUT</sub> ≤ 50 μA	4.5 5.5	0.1 0.1	0.1 0.1	V
		*V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> I <sub>OL</sub> =24 mA	4.5	0.36	0.44	
		I <sub>OL</sub> =24 mA	5.5	0.36	0.44	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5	±0.1	±1.0	μA
ΔI <sub>CC</sub> T	Additional Max. I <sub>CC</sub> /Input	V <sub>IN</sub> =V <sub>CC</sub> - 2.1 V	5.5		1.5	mA
I <sub>OZ</sub>	Maximum Three-State Leakage Current	V <sub>IN</sub> (OE)= V <sub>IH</sub> or V <sub>IL</sub> V <sub>IN</sub> =V <sub>CC</sub> or GND V <sub>OUT</sub> =V <sub>CC</sub> or GND	5.5	±0.5	±5.0	μA
I <sub>OLD</sub>	+Minimum Dynamic Output Current	V <sub>OLD</sub> =1.65 V Max	5.5		75	mA
I <sub>OHD</sub>	+Minimum Dynamic Output Current	V <sub>OHD</sub> =3.85 V Min	5.5		-75	mA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5	8.0	80	μA

\* All outputs loaded; thresholds on input associated with output under test.

+Maximum test duration 2.0 ms, one output loaded at a time.

**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5.0\text{ V} \pm 10\%$ ,  $C_L=50\text{pF}$ , Input  $t_r=t_f=3.0\text{ ns}$ )

Symbol	Parameter	Guaranteed Limits				Unit
		25 °C		-40°C to 85°C		
		Min	Max	Min	Max	
$t_{PLH}$	Propagation Delay, Input A to Output Y or Y (Figure 3)	2.5	15.5	2.0	17.0	ns
$t_{PHL}$	Propagation Delay, Input A to Output Y or Y (Figure 3)	2.5	16.5	2.5	18.5	ns
$t_{PLH}$	Propagation Delay, Input D to Output Y or Y (Figures 1,2)	2.5	12.0	2.0	13.0	ns
$t_{PHL}$	Propagation Delay, Input D to Output Y or Y (Figures 1,2)	2.5	12.5	2.5	14.0	ns
$t_{PZH}$	Propagation Delay, Output Enable to Output Y or Y (Figure 4)	1.5	8.5	1.5	9.0	ns
$t_{PZL}$	Propagation Delay, Output Enable to Output Y or Y (Figure 4)	1.5	8.5	1.5	9.5	ns
$t_{PHZ}$	Propagation Delay, Output Enable to Output Y or Y (Figure 4)	2.0	12.0	2.0	13.0	ns
$t_{PLZ}$	Propagation Delay, Output Enable to Output Y or Y (Figure 4)	1.5	8.5	1.5	9.0	ns
$C_{IN}$	Maximum Input Capacitance	4.5		4.5		pF

$C_{PD}$	Power Dissipation Capacitance	Typical @25°C, $V_{CC}=5.0\text{ V}$		pF
		70		




Figure 1. Switching Waveforms




Figure 2. Switching Waveforms




Figure 3. Switching Waveforms






Figure 4. Switching Waveforms

EXPANDED LOGIC DIAGRAM



**N SUFFIX PLASTIC DIP  
(MS - 001BB)**



$\oplus 0.25 (0.010) \text{ (M) T}$

**NOTES:**

- Dimensions "A", "B" do not include mold flash or protrusions.  
Maximum mold flash or protrusions 0.25 mm (0.010) per side.

Symbol	Dimension, mm	
	MIN	MAX
A	18.67	19.69
B	6.1	7.11
C		5.33
D	0.36	0.56
F	1.14	1.78
G	2.54	
H	7.62	
J	0°	10°
K	2.92	3.81
L	7.62	8.26
M	0.2	0.36
N	0.38	

**D SUFFIX SOIC  
(MS - 012AC)**



$\oplus 0.25 (0.010) \text{ (M) T C (M)}$

**NOTES:**

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.

Symbol	Dimension, mm	
	MIN	MAX
A	9.8	10
B	3.8	4
C	1.35	1.75
D	0.33	0.51
F	0.4	1.27
G	1.27	
H	5.72	
J	0°	8°
K	0.1	0.25
M	0.19	0.25
P	5.8	6.2
R	0.25	0.5