
Vishay Siliconix



Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	100			
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	0.27		
Q _g (Max.) (nC)	16			
Q _{gs} (nC)	4.4			
Q _{gd} (nC)	7.7			
Configuration	Single			





N-Channel MOSFET

FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- For Automatic Insertion
- End Stackable
- 175 °C Operating Temperature
- Fast Switching
- · Ease of Paralleling
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4 pin DIP package is a low cost machine-insertable case style which can be stacked in multiple combinations on standard 0.1" pin centers. The dual drain serves as a thermal link to the mounting surface for power dissipation levels up to 1 W.

ORDERING INFORMATION	
Package	HEXDIP
Lead (Pb)-free	IRFD120PbF
	SiHFD120-E3
SnPb	IRFD120
	SiHFD120

ABSOLUTE MAXIMUM RATINGS T	$_{\rm C}$ = 25 °C, unless otherw	ise noted			
PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-Source Voltage	V _{DS}	100	N/		
Gate-Source Voltage	V _{GS}	± 20	- V		
Continuous Drain Current	$V_{GS} \text{ at 10 V} \frac{T_C = 25 \degree C}{T_C = 100 \degree C}$		1.3		
	V_{GS} at 10 V $T_C = 100 ^{\circ}C$	I _D	0.94	А	
Pulsed Drain Current ^a	I _{DM}	10	1		
Linear Derating Factor		0.0083	W/°C		
Single Pulse Avalanche Energy ^b	E _{AS}	100	mJ		
Repetitive Avalanche Currenta	I _{AR}	1.3	A		
Repetitive Avalanche Energy ^a	E _{AR}	0.13	mJ		
Maximum Power Dissipation	T _C = 25 °C	PD	1.3	W	
Peak Diode Recovery dV/dt ^c		dV/dt	5.5	V/ns	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to + 175	- °C		
Soldering Recommendations (Peak Temperature)	for 10 s		300 ^d		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. V_{DD} = 25 V, starting T_J = 25 °C, L = 22 mH, R_G = 25 $\Omega,$ I_{AS} = 2.6 A (see fig. 12).

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply



c. $I_{SD} \leq 9.2$ A, $dI/dt \leq 110$ A/µs, $V_{DD} \leq V_{DS}, \, T_J \leq 175 \ ^{\circ}C.$

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	120	°C/W	

PARAMETER	SYMBOL	TES	ST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 V, I_D = 250 \mu A$		100	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Referen	Reference to 25 °C, I _D = 1 mA		0.13	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS}	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 20 V	-	-	± 100	nA
Zaura Oata Maltana Ducia Ourant		V _{DS}	$V_{DS} = 100 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		-	25	μA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 80 V	$V_{DS} = 80 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 150 ^{\circ}\text{C}$		-	250	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 0.78 A ^b	-	-	0.27	Ω
Forward Transconductance	g _{fs}	V _{DS} =	$V_{DS} = 50 \text{ V}, \text{ I}_{D} = 0.78 \text{ A}^{\text{b}}$		-	-	S
Dynamic							
Input Capacitance	Ciss	V _{GS} = 0 V		-	360	-	pF
Output Capacitance	Coss		$V_{DS} = 25 V$		150	-	
Reverse Transfer Capacitance	C _{rss}	f = 1.0 MHz, see fig. 5		-	34	-	
Total Gate Charge	Qg		I _D = 9.2 A, V _{DS} = 80 V see fig. 6 and 13 ^b	-	-	16	nC
Gate-Source Charge	Q_gs	$V_{GS} = 10 V$		-	-	4.4	
Gate-Drain Charge	Q_gd		-	-	7.7]	
Turn-On Delay Time	t _{d(on)}		- V _{DD} = 50 V, I _D = 9.2 A		6.8	-	- ns
Rise Time	t _r	Vpp			27	-	
Turn-Off Delay Time	t _{d(off)}	$R_{G} = 18 \Omega, R_{D} = 5.2 \Omega, \text{ see fig. } 10^{b}$		-	18	-	
Fall Time	t _f			-	17	-	
Internal Drain Inductance	L _D	6 mm (0.25")	Between lead, 6 mm (0.25") from		4.0	-	24
Internal Source Inductance	L _S	die contact		-	6.0	-	- nH
Drain-Source Body Diode Characteristic	s				•	•	•
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	1.3	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	10	A
Body Diode Voltage	V _{SD}	T _J = 25 °C	, I _S = 1.3 A, V _{GS} = 0 V ^b	-	-	2.5	V
Body Diode Reverse Recovery Time	t _{rr}	- T _J = 25 °C, I _F = 9.2 A, dl/dt = 100 A/µs ^b		-	130	260	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.65	1.3	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D))	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, $T_C = 25 \ ^{\circ}C$





Fig. 2 - Typical Output Characteristics, T_C = 175 $^\circ C$



Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage






Fig. 7 - Typical Source-Drain Diode Forward Voltage



Q_G, Total Gate Charge (nC) Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage



VISHAY.

IRFD120, SiHFD120

Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Vishay Siliconix





Peak Diode Recovery dV/dt Test Circuit

* V_{GS} = 5 V for logic level devices and 3 V drive devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91128.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.