## LC01700PW <br> CMOS LSI <br> FM tuner IC for VICS

## Overview

LC01700PW is an FM tuner IC for vehicle-mounted VICS incorporating FM FE, IF, OP AMP, PLL.
VICS tuner can be developed by one chip.
This IC can make up a small FM tuner module mounted for navigation.

## Features

- Dedicated FM tuner IC for VICS in Japan and RDS in Europe.
- Variable gain LNA incorporated.
- A pulse counter detection method employed in the FM detection circuit. No adjustment necessary.
- Less number of external parts.
- BUS control tuner IC enabling control with $\mathrm{I}^{2} \mathrm{C}$ BUS.
- OP AMP provided to adjust the composite frequency level appropriate to VICS and RDS.
- 6Bit-ADC incorporated to enable digital output of $S$ meter.


## Functions

- FM-FE+IF+OP AMP+PLL


## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $V_{\text {DD }} \max$ |  | 6 | V |
| Maximum input voltage | $\mathrm{V}_{\text {DD }} \mathrm{H}$ |  | 6 | V |
| Maximum output voltage | $\mathrm{V}_{\text {DD }} \mathrm{L}$ |  | 6 | V |
| Allowable power dissipation | Pd max | $\mathrm{Ta} \leq 85^{\circ} \mathrm{C}$ | 400 | mW |
| Operating temperature | Topr |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -50 to +150 | ${ }^{\circ} \mathrm{C}$ |

Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

Operating supply voltage range at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :--- | :--- | :---: | :---: |
| Recommended supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | Not to exceed the absolute maximum rating | 4.5 to 5.5 | V |
| Supply voltage range | $\mathrm{V}_{\mathrm{DD}}$ |  | 5.0 | V |

## Serial interface voltage level

$\mathrm{V}_{\mathrm{DD}}$ : Communications bus voltage

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| High level input voltage | $\mathrm{V}_{\text {IH }}$ |  | 2.4 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Low level input voltage | $\mathrm{V}_{\text {IL }}$ |  | 0.0 |  | 0.7 | V |
| High level output voltage (open.drain) | $\mathrm{V}_{\mathrm{OH}}$ |  |  |  | $\mathrm{V}_{\mathrm{DD}}{ }^{*}$ | V |
| Low level output voltage (open.drain) | $\mathrm{V}_{\mathrm{OL}}$ |  | 0.0 |  | $0.2 \mathrm{~V}_{\text {DD }}$ | V |

* High level output voltage causes the open drain to become the high-impedance state.

Since the drain is pulled up to $V_{D D}$, the voltage is equal to $V_{D D}$.

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise specified. $\mathrm{fc}=83 \mathrm{MHz}, \mathrm{Vin}=60 \mathrm{~dB} \mu \mathrm{VEMF}, \mathrm{fm}=1 \mathrm{kHz}$, Audio filter : HPF $=100 \mathrm{~Hz}, \mathrm{LPF}=15 \mathrm{kHz}$
Sample application circuit (Sample application circuit) look-up
Register map <writing> look-up

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| S/N 30dB sensitivity | SN30 | $22.5 \mathrm{kHz} \mathrm{dev}, \mathrm{fm}=1 \mathrm{kHz}, \mathrm{S} / \mathrm{N}=30 \mathrm{~dB}$ input level |  | 15 | 20 | dB $\mu \mathrm{VEMF}$ |
| S/N 10dB sensitivity *1 | SN10 | $7.5 \mathrm{kHz} \mathrm{dev}, \mathrm{fm}=76 \mathrm{kHz}, \mathrm{S} / \mathrm{N}=10 \mathrm{~dB}$ input level *2 |  | 25 |  | $\mathrm{dB} \mu \mathrm{VEMF}$ |
| Seek sensitivity (LO) | Seek | $22.5 \mathrm{kHz} \mathrm{dev}, \mathrm{Vin}=40 \mathrm{~dB} \mu \mathrm{VEMF}$ <br> $\mathrm{Vsm}=2.0 \mathrm{~V}$ adjustment <br> Pin 18 (STDO) Lo $\rightarrow$ Hi input level | 15 | 22 | 29 | $\mathrm{dB} \mu \mathrm{VEMF}$ |
| S/N ratio 1 | SN_1 | 22.5 kHz dev , fm $=1 \mathrm{kHz}$ | 50 | 60 |  | dB |
| S/N ratio 2 | SN_2 | 7.5 kHz dev , fm $=76 \mathrm{kHz}$ *2 |  | 35 |  | dB |
| Total harmonic distortion 1 | THD_1 | $22.5 \mathrm{kHz} \mathrm{dev}, \mathrm{fm}=1 \mathrm{kHz}$ |  | 0.1 | 1 | \% |
| Total harmonic distortion 2 | THD_2 | 75.0 kHz dev , fm $=1 \mathrm{kHz}$ |  | 0.2 | 1 | \% |
| Total harmonic distortion 3 | THD_3 | 22.5 kHz dev, $\mathrm{fm}=1 \mathrm{kHz}$, Vin $=120 \mathrm{~dB} \mu \mathrm{VEMF}$ |  | 0.1 | 1 | \% |
| Image removal ratio | Image | 22.5 kHz dev , fm $=1 \mathrm{kHz}$ | 40 | 50 |  | dB |
| AM suppression ratio | AMR | AM 30\% mod | 45 | 55 |  | dB |
| Audio output level 1 | Vo_1 | 75.0 kHz dev , fm $=1 \mathrm{kHz}$ | 170 | 270 | 430 | mVrms |
| Audio output level 2 | Vo_2 | 7.5 kHz dev, fm $=76 \mathrm{kHz}$ *2 | 16 | 25 | 40 | mVrms |
| Current drain | IDD | Input at no signal |  | 30 | 45 | mA |

* $1 \mathrm{~S} / \mathrm{N}=10 \mathrm{~dB}$ at $\mathrm{BER}=1 \%$
*2 Audio filter : HPF = 100Hz, LPF = OFF

Package Dimensions
unit : mm (typ)
3163B


## Sample Application Circuit (Block Diagram)



LC01700PW
Pin Description

| Pin No. | Pin Name | Type | Description |
| :---: | :---: | :---: | :---: |
| 1 | MIX_ON | OUT | 1stMIX signal output (-) |
| 2 | MIX_OP | OUT | 1stMIX signal output (+) |
| 3 | MIX_IP | IN | 1stMIX signal input (+) |
| 4 | MIX_IN | IN | 1stMIX signal input (-) |
| 5 | LNA_ON | OUT | LNA signal output (-) |
| 6 | LNA_OP | OUT | LNA signal output (+) |
| 7 | VDD_RF | POWER | RF block power |
| 8 | FM_IP | IN | FM signal input (+) |
| 9 | FM_IN | IN | FM signal input (-) |
| 10 | GND_RF | GND | RF block GND |
| 11 | GND_LO | GND | LO block GND |
| 12 | VDD_LO | POWER | LO block power |
| 13 | LOSC2 | IN/OUT | VCO resonant load pin 2 |
| 14 | LOSC1 | IN/OUT | VCO resonant load pin 1 |
| 15 | VT | OUT | Charge pump output |
| 16 | NC1 | NC | NC |
| 17 | NC2 | NC | NC |
| 18 | STDO | OUT | Monitor output/reset detection output |
| 19 | SDA | IN/OUT | Serial data I/O ( ${ }^{2} \mathrm{C}$ ) |
| 20 | SCL | IN | Serial clock input ( $1^{2} \mathrm{C}$ ) |
| 21 | XOSC2 | IN/OUT | Crystal oscillator pin 2 |
| 22 | XOSC1 | IN/OUT | Crystal oscillator pin 1 |
| 23 | $V_{S S}$ | GND | Digital block GND |
| 24 | VDD_IO | POWER | 5 V power for interface |
| 25 | $\mathrm{V}_{\mathrm{DD}}$ | OUT | Digital block power (built-in regulator output) |
| 26 | GND_IF | GND | IF block GND |
| 27 | COMPOUT | OUT | Composite signal output |
| 28 | DETREF | IN/OUT | FM detection signal amplifier reference voltage |
| 29 | DETADJ | OUT | FM detection signal amplitude adjustment |
| 30 | DETINP | IN | FM detection signal amplifier input (+) |
| 31 | DETINN | IN | FM detection signal amplifier input (-) |
| 32 | FDO | OUT | FM detection circuit output |
| 33 | SMETER | IN/OUT | S meter output |
| 34 | CRSSI | IN/OUT | Connection of smoothing capacitor for S-meter/S-meter output voltage adjustment |
| 35 | LIM2 | IN/OUT | Limiter offset canceling capacitor connection 2 |
| 36 | LIM1 | IN/OUT | Limiter offset canceling capacitor connection 1 |
| 37 | NC3 | NC | NC |
| 38 | NC4 | NC | NC |
| 39 | IF2nd_IN | IN | 2ndMIX signal input (-) |
| 40 | IF2nd_IP | IN | 2ndMIX signal input (+) |
| 41 | IF1stOUT | OUT | 1st IF amplifier signal output |
| 42 | VDD_IF | POWER | IF block power |
| 43 | IF1st_IN | IN | 1st IF amplifier signal input (-) |
| 44 | IF1st_IP | IN | 1st IF amplifier signal input (+) |
| 45 | VDD_AGC | POWER | Pin diode AGC circuit power |
| 46 | FMAGC | OUT | FM pin diode driver output |
| 47 | CAGC | IN/OUT | AGC circuit smoothing capacitor connection 2 |
| 48 | LNAAGC | IN/OUT | AGC circuit smoothing capacitor connection 1 |

## Communications Specifications

## Communications specifications are shown below :

## Serial Interface ( ${ }^{2} \mathrm{C}$-bus) ; Serial interface ( $\mathrm{I}^{2} \mathrm{C}$-bus)

Send/receive is made via $\mathrm{I}^{2} \mathrm{C}$-bus that consists of two bus lines, each being a serial $\bullet$ data $\bullet$ line (SDA) and serial $\bullet$ clock - line (SCL). This bus enables 8 -bit bi-directional serial data transmission at maximum $400 \mathrm{kbit} / \mathrm{s}$ (fast mode). This is not compatible with the Hs mode.

1. Terms used in $I^{2} C$

The following terms are used in $\mathrm{I}^{2} \mathrm{C}$.

| Terms |  |
| :---: | :--- |
| Transmitter | Device to send data to the bus |
| Receiver | Device to receive data from the bus |
| Master | Device to start data transmission, to generate the clock signal, and to end data transmission |
| Slave | Device whose address is designated by the master |

2. "Start" and "Stop" conditions
"Start" condition must be satisfied at start of data communications and "Stop" condition must be satisfied at end of communications.
The condition in which the SDA line changes from " H " to " L " with SCL at " H " is called the "Start" line.
The condition in which the SDA line changes from "L" to "H" with SCL at "H" is called the "Stop" condition.


## 3. Data transmission

The length of each byte output to the SDA line is always 8 bits. An acknowledge bit is always necessary after each byte, Data is transmitted sequentially from the most significant bit (MSB).

During data transfer, the slave address is transmitted after the "Start" condition (S). Data transfer is always ended by the "Stop" condition ( P ) generated by the master.


## 4. Acknowledge (Confirmation of reception)

When the master generates the acknowledge clock pulse, the transmitter opens the SDA line (SDA line entering the " H " state). When the acknowledge clock pulse is in the " H " state, the receiver sets the SDA line to "L" each time it receives one byte (eight bits) of data. When the master functions as receiver, the master informs the end of data to the slave by omitting acknowledgement at the end of data sent from the slave.


## 5. Software reset

After power ON, enter the signal as follows to avoid malfunction. If the communication is interrupted (microcomputer reset, etc.), entry of the following signal enables normal operation.


## 6. Electrical Specification and Timing for I/O Stages



## Bus line characteristics

| Parameter | Symbol | FAST-MODE |  | unit | For SCL $=100 \mathrm{kHz}$ <br> (Example) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min | max |  |  |
| SCL clock frequency | fSCL | - | 400 | kHz | 100 |
| SDA, SCL fall time | t1 | $20+0.1 \mathrm{Cb}$ | 300 | ns | - |
| SDA, SCL rise time | t2 | $20+0.1 \mathrm{Cb}$ | 300 | ns | - |
| SCL "H" time | t3 | 0.6 | - | $\mu \mathrm{S}$ | 3 |
| SCL "L" time | t4 | 1.3 | - | $\mu \mathrm{S}$ | 7 |
| "Start" condition hold time | t5 | 0.6 | - | $\mu \mathrm{S}$ | 10 |
| Data hold time For ${ }^{2} \mathrm{C}$ bus device | t6 | 0.3 | - | $\mu \mathrm{S}$ | - |
| Data setup time | t7 | 0.1 | - | $\mu \mathrm{S}$ | 3 |
| "Stop" condition setup time | t8 | 0.6 | - | $\mu \mathrm{S}$ | 10 |
| "Stop"-"Start" bus free time | t9 | 1.3 | - | $\mu \mathrm{S}$ | 20 |
| "Start" condition setup time | t10 | 0.6 | - | $\mu \mathrm{S}$ | - |
| Bus line capacitive load | Cb | - | 400 | pF | - |

## 7. Definition of each bit in one byte

## 7-1. Slave address

The slave address consists of a fixed seven-bit address "1110010" uniqueto the chip and the eighth bit or a data direction bit (R/W) : Send (Write) when this bit is " 0 " and Receive (Read) when this bit is " 1 ".


| R/W | BIT |
| :---: | :---: |
| READ | 1 |
| WRITE | 0 |

## 7-2. Register address

Since the total number of internal registers is 16, 4-bit data set on the MSB side becomes invalid.


## 7-3. Register data

Each register data consists of eight bits.


## 8. Command Format

8-1. Individual register • data writing


8-2. Individual register • data reading


## 8-3. Consecutive register • data writing



Register data (of Register address+2) ACK Register data (of Register address+n) ACK STOP condition


Continuous data transmission after transmission of initially-set address data of register • data writing sequence enables writing of data in the consecutive register • data area. In this case, the register • address increases by one address from the initially-set address of the sequence and continues increasing till the "Stop" condition $(\mathrm{P})$ is generated.

## 8 -4. Consecutive register • data reading



When the master returns ACK ( 0 data) after reading of the initial register • address • data of read sequence, the register - address increases by one address, enabling consecutive reading of data corresponding to each register address. If the master does not return ACK (0 data), the register address does not increase.

LC01700PW
Register Map <writing>

* Register value : Decimal notation


Continued from preceding page.

* Register value : Decimal notation

| Register address | Bit | Name | Functions | Bit operation | Default value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 7 |  |  | 0:Fixing | 0 |
|  | 6 | PEVCO | Power enable (VCO) | 0:OFF 1:ON | 1 |
|  | 5 | BGRTEST | BGR (RFAGC circuit) inspection mode changeover | 0:OFF 1:ON | 0 |
|  | 4 |  |  | 0:Fixing | 0 |
|  | 3 | SMTREG | Softmute start point adjustment | 0:Softmute function OFF | 10 |
|  | 2 |  |  | $\begin{aligned} & \text { *2dB STEP } \\ & 15: 24 \mathrm{~dB} \mu \mathrm{~V} \end{aligned}$ <br> (As for value reference value) |  |
|  | 1 |  |  |  |  |
|  | 0 |  |  |  |  |
| 7 | 7 | RSSIGAIN | RSSI detection sensitivity adjustment *RSSI output gradient | *1mV/dB STEP $7: 38 \mathrm{mV} / \mathrm{dB}$ <br> (As for value reference value) | 4 |
|  | 6 |  |  |  |  |
|  | 5 |  |  |  |  |
|  | 4 | RSSITMP | RSSI detection temperature characteristics adjustment <br> *Front-end circuit temperature characteristics compensation | ${ }^{*} 0.5 \mathrm{~dB} \mathrm{STEP}$ | 3 |
|  | 3 |  |  | 7:7.5dB |  |
|  | 2 |  |  | (As for value reference value) |  |
|  | 1 |  |  | 0:Fixing | 0 |
|  | 0 |  |  |  |  |
| 8 | 7 | WAGC | W_AGC sensitivity adjustment | *1.1dB STEP | 15 |
|  | 6 |  |  |  |  |
|  | 5 |  |  |  |  |
|  | 4 |  |  |  |  |
|  | 3 | NAGC | N_AGC sensitivity adjustment | *1.1dB STEP | 6 |
|  | 2 |  |  |  |  |
|  | 1 |  |  |  |  |
|  | 0 |  |  |  |  |
| 9 | 7 | KAGC | Keyed-AGC judgment level adjustment | $0:-3 \mathrm{~dB} \mu \mathrm{~V}$ | 6 |
|  | 6 |  |  |  |  |
|  | 5 |  |  |  |  |
|  | 4 |  |  |  |  |
|  | 3 | WAGCSW | W_AGC_ON/OFF | 0:OFF 1:ON | 1 |
|  | 2 | NAGCSW | N_AGC_ON/OFF | 0:OFF 1:ON | 1 |
|  | 1 | ATTAGCSW | ATT_AGC_ON/OFF | 0:OFF 1:ON | 1 |
|  | 0 | LNAAGCSW | LNA_AGC_ON/OFF | 0:OFF 1:ON | 1 |
| 10 | 7 | KAGCSW | Keyed-AGC_ON/OFF | 0:OFF 1:ON | 0 |
|  | 6 | WKAGCSW | Keyed-W_AGC sensitivity changeover | $0:$ No sensitivity change $1:-10 \mathrm{~dB}$ sensitivity change | 0 |
|  | 5 | LNAG | LNA gain adjustment | 0:17dB 1:19dB | 3 |
|  | 4 |  |  | $2: 21 \mathrm{~dB} \quad 3: 23 \mathrm{~dB}$ |  |
|  | 3 | MIXG | 1stMIX gain adjustment | $0:-0.2 \mathrm{~dB}$ | 3 |
|  | 2 |  |  | $2: 4.5 \mathrm{~dB} \quad 3: 5.4 \mathrm{~dB}$ |  |
|  | 1 | IFAG | 1stIFA gain adjustment | $\begin{array}{ll}0: 7 \mathrm{~dB} & 1: 10 \mathrm{~dB} \\ 2: 13 \mathrm{~dB} & 3: 16 \mathrm{~dB}\end{array}$ | 3 |
|  | 0 |  |  |  |  |
| 11 | 7 |  |  | 0 :Fixing | 0 |
|  | 6 |  |  |  |  |
|  | 5 |  |  |  |  |
|  | 4 | XOSCADJ | Crystal oscillation level adjustment | 0:oscillation allowance, small | 0 |
|  | 3 |  |  |  |  |
|  | 2 |  |  | 7:oscillation allowance, large |  |
|  | 1 |  |  | 0:Fixing | 0 |
|  | 0 |  |  | 0 :Fixing | 0 |

Continued on next page.

Continued from preceding page.

* Register value : Decimal notation


LC01700PW
Register Map <reading>

* Register value : Decimal notation


Continued on next page.

Continued from preceding page.

* Register value : Decimal notation

| Register address | Bit | Name | Functions | Bit operation | Default value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 7 |  |  | 0:Fixing | 0 |
|  | 6 | PEVCO | Power enable (VCO) | 0:OFF 1:ON | 1 |
|  | 5 | BGRTEST | BGR(RFAGC circuit) inspection mode changeover | 0:OFF 1:ON | 0 |
|  | 4 |  |  | 0:Fixing | 0 |
|  | 3 | SMTREG | Softmute start point adjustment | 0:Softmute function OFF | 10 |
|  | 2 |  |  | $\begin{aligned} & \text { *2dB STEP } \\ & 15: 24 \mathrm{~dB} \mu \mathrm{~V} \end{aligned}$ <br> (As for value reference value) |  |
|  | 1 |  |  |  |  |
|  | 0 |  |  |  |  |
| 7 | 7 | RSSIGAIN | RSSI detection sensitivity adjustment <br> *RSSI output gradient | *1mV/dB STEP $7: 38 \mathrm{mV} / \mathrm{dB}$ <br> (As for value reference value) | 4 |
|  | 6 |  |  |  |  |
|  | 5 |  |  |  |  |
|  | 4 | RSSITMP | RSSI detection temperature characteristics adjustment <br> *Front-end circuit temperature characteristics compensation | ${ }^{*} 0.5 \mathrm{~dB} \mathrm{STEP}$ | 3 |
|  | 3 |  |  | 7:7.5dB |  |
|  | 2 |  |  | (As for value reference value) |  |
|  | 1 |  |  | 0:Fixing | 0 |
|  | 0 |  |  |  |  |
| 8 | 7 | WAGC | W_AGC sensitivity adjustment | *1.1dB STEP15:Sensitivity high | 15 |
|  | 6 |  |  |  |  |
|  | 5 |  |  |  |  |
|  | 4 |  |  |  |  |
|  | 3 | NAGC | N_AGC sensitivity adjustment | *1.1dB STEP | 6 |
|  | 2 |  |  |  |  |
|  | 1 |  |  |  |  |
|  | 0 |  |  |  |  |
| 9 | 7 | KAGC | Keyed-AGC judgment level adjustment | $\begin{array}{cc}0:-3 \mathrm{~dB} \mu \mathrm{~V} \\ & \\ & \\ \\ \\ & 15 \mathrm{~dB} \mathrm{STEP} \\ \\ \text { (As for value reference value) }\end{array}$ | 6 |
|  | 6 |  |  |  |  |
|  | 5 |  |  |  |  |
|  | 4 |  |  |  |  |
|  | 3 | WAGCSW | W_AGC_ON/OFF | 0:OFF 1:ON | 1 |
|  | 2 | NAGCSW | N_AGC_ON/OFF | 0:OFF 1:ON | 1 |
|  | 1 | ATTAGCSW | ATT_AGC_ON/OFF | 0:OFF 1:ON | 1 |
|  | 0 | LNAAGCSW | LNA_AGC_ON/OFF | 0:OFF 1:ON | 1 |
| 10 | 7 | KAGCSW | Keyed-AGC_ON/OFF | 0:OFF 1:ON | 0 |
|  | 6 | WKAGCSW | Keyed-W_AGC sensitivity changeover | $0:$ No sensitivity change $1:-10 \mathrm{~dB}$ sensitivity change | 0 |
|  | 5 | LNAG | LNA gain adjustment | $\begin{aligned} & 0: 17 \mathrm{~dB} \\ & 2: 21 \mathrm{~dB} \\ & \hline \end{aligned}$ | 3 |
|  | 4 |  |  |  |  |
|  | 3 | MIXG | 1stMIX gain adjustment | $0: 0 \mathrm{~dB}$ | 3 |
|  | 2 |  |  | 2:4dB 3:6dB |  |
|  | 1 | IFAG | 1stIFA gain adjustment | $\begin{array}{ll}0: 7 \mathrm{~dB} & 1: 10 \mathrm{~dB} \\ 2: 13 \mathrm{~dB} & 3: 16 \mathrm{~dB}\end{array}$ | 3 |
|  | 0 |  |  |  |  |
| 11 | 7 |  |  | 0 :Fixing | 0 |
|  | 6 |  |  |  |  |
|  | 5 |  |  |  |  |
|  | 4 | XOSCADJ | Crystal oscillation level adjustment | 0:oscillation allowance, small | 0 |
|  | 3 |  |  |  |  |
|  | 2 |  |  | 7:Oscillation allowance, larg |  |
|  | 1 |  |  | 0:Fixing | 0 |
|  | 0 |  |  | 0 :Fixing | 0 |

Continued on next page.

Continued from preceding page.

* Register value : Decimal notation

| Register <br> address | Bit | Name | Functions | Bit operation |  |  |  | Default <br> value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 | 7 | RMXG | Composite output level adjustment | $\begin{aligned} & 0: 3.1 \mathrm{~dB} \\ & 4: 6.0 \mathrm{~dB} \end{aligned}$ | $\begin{aligned} & 1: 3.7 \mathrm{~dB} \\ & 5: 6.9 \mathrm{~dB} \end{aligned}$ | 2:4.4dB | 3:5.2dB | 0 |
|  | 6 |  |  |  |  |  |  |  |
|  | 5 |  |  |  |  | 6:8.0dB | 9:9.1dB |  |
|  | 4 | DEMODR | Detection output level adjustment | $0: 106 \mathrm{mVrm} \quad 1: 119 \mathrm{mVrms} 2: 151 \mathrm{mVrms} 3: 167 \mathrm{mVrms}$ <br> 4:212mVrm 5:230mVrms 6:276mVrms 7:297mVrms <br> (As for value reference value) |  |  |  | 7 |
|  | 3 |  |  |  |  |  |  |  |  |  |  |
|  | 2 |  |  |  |  |  |  |  |  |  |  |
|  | 1 | PERF | Power enable (RF block) | 0:OFF |  | 1:ON |  | 1 |
|  | 0 | PEIF | Power enable (IF block) | 0:OFF |  | 1:ON |  | 1 |
| 13 | 7 | PEDEM | Power enable (LIM/DEMOD) | 0:OFF |  | 1:ON |  | 1 |
|  | 6 | PEAMP | Power enable (audio amplifier) | 0:OFF |  | 1:ON |  | 1 |
|  | 5 | PEXOSC | Power enable (XOSC) | 0:OFF |  | 1:ON |  | 1 |
|  | 4 | PELNA | Power enable (LNA) | 0:OFF |  | 1:ON |  | 1 |
|  | 3 | PELO1 | Power enable (LO block_VCOetc) | 0:OFF |  | 1:ON |  | 1 |
|  | 2 | PELO2 | Power enable (LO block_LOBUFetc) | 0:OFF |  | 1:ON |  | 1 |
|  | 1 | PEREFCNT | Power enable (REF counter) | 0:OFF |  | 1:ON |  | 1 |
|  | 0 | PERFAGC | Power enable (RFAGC block) | 0:OFF |  | 1:ON |  | 1 |
| 14 | 7 | WAGCOUT | W_AGC output | 0:LSB |  |  |  |  |
|  | 6 |  |  |  |  |  |  |  |  |  |  |
|  | 5 |  |  |  |  |  |  |  |  |  |  |
|  | 4 |  |  |  |  |  |  |  |  |  |  |
|  | 3 | SMTSWOUT | Soft mute changeover control signal output | 0:LSB |  |  |  |  |
|  | 2 |  |  |  |  |  |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |  |  |  |  |
|  | 0 |  |  |  |  |  |  |  |  |  |  |
| 15 | 7 | RSSIOUT | RSSI digital output | 0:LSB |  |  |  |  |
|  | 6 |  |  |  |  |  |  |  |  |  |  |
|  | 5 |  |  |  |  |  |  |  |  |  |  |
|  | 4 |  |  |  |  |  |  |  |  |  |  |
|  | 3 |  |  |  |  |  |  |  |  |  |  |
|  | 2 |  |  |  |  |  |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |  |
|  | 0 |  |  |  |  |  |  |  |

$\square$ SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
$\square$ SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
$\square$ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
$\square$ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
■ Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of October, 2008. Specifications and information herein are subject to change without notice.

