# $500 \mathrm{~mA}, 2.25 \mathrm{MHz}$ 

 2.8 V Output Synchronous Step-Down DC/DC Converter DESCRIPTIONThe LTC ${ }^{\circledR} 3542-1$ is a high efficiency, fixed output voltage of 2.8 V , monolithic synchronous buck converter using a constant frequency, current mode architecture. Supply current during operation is only $26 \mu \mathrm{~A}$, dropping to $<1 \mu \mathrm{~A}$ in shutdown. The 2.5 V to 5.5 V input voltage range makes the LTC3542-1 ideally suited for single Li-Ion battery-powered applications. 100\% duty cycle provides low dropout operation, extending battery life in portable systems. Internal power switches are optimized to provide high efficiency and eliminate the need for an external Schottky diode.
Switching frequency is internally set at 2.25 MHz , allowing the use of small surface mount inductors and capacitors, and it can synchronize to an external clock signal with a frequency range of 1 MHz to 3 MHz through the MODE/SYNC pin. The LTC3542-1 is specifically designed to work well with ceramic output capacitors, achieving very low output voltage ripple and a small PCB footprint.
The LTC3542-1 can be configured for the power saving Burst Mode ${ }^{\circledR}$ Operation. For reduced noise and RF interference, the MODE/SYNC pin can be configured for pulse skipping operation.

- Cellular Telephones
- Wireless and DSL Modems
- Digital Cameras
- MP3 Players
- PDAs and Other Handheld Devices

[^0]
## TYPICAL APPLICATION



Efficiency and Power Loss vs Output Current

ABSOLUTG MAXIMUM RATINGS
(Note 1)
Input Supply Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) ..... -0.3V to 6V
Vout RUN Voltages

$\qquad$
-0.3V to $\mathrm{V}_{\text {IN }}$
MODE Voltage ..... -0.3 V to $\left(\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}\right)$
SW Voltage ..... -0.3 V to $\left(\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}\right)$
Operating Temperature Range (Note 2).... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Junction Temperature (Note 7)

$\qquad$ ..... $125^{\circ} \mathrm{C}$
Storage Temperature Range

$\qquad$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$Reflow Peak Body Temperature
$\qquad$ $260^{\circ} \mathrm{C}$
PIn CONFIGURATIOn


DC PACKAGE
6 -LEAD $(2 \mathrm{~mm} \times 2 \mathrm{~mm})$ PLASTIC DFN
$T_{\text {JMAX }}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=89^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{JC}}=18^{\circ} \mathrm{C} / \mathrm{W}$
(SOLDERED TO A 4-LAYER BOARD, NOTE 3) EXPOSED PAD (PIN 7) IS GND, MUST BE SOLDERED TO PCB

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC3542EDC-1\#PBF | LTC3542EDC-1\#TRPBF | LDWC | $6-$ Lead $(2 \mathrm{~mm} \times 2 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

## ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating

 temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{I N}=3.6 \mathrm{~V}$ unless otherwise noted.| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN | Operating Voltage Range |  | $\bullet$ | 2.5 |  | 5.5 | V |
| Rvout | Input Resistance of V $\mathrm{V}_{\text {Out }}$ Pin |  |  | 504 | 840 | 1176 | k $\Omega$ |
| $V_{\text {OUT }}$ | Output Feedback Voltage (Note 4) |  | $\bullet$ | 2.744 | 2.8 | 2.856 | V |
| $\Delta V_{\text {LINE_REG }}$ | Reference Voltage Line Regulation (Note 4) | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 5.5 V |  |  | 0.04 | 0.2 | \%/V |
| $\Delta V_{\text {LOAD_REG }}$ | Output Voltage Load Regulation (Note 4) | $\mathrm{L}_{\text {LOAD }}=100 \mathrm{~mA}$ to 500 mA |  |  | 0.02 | 0.2 | \% |
| Is | Input DC Supply Current (Note 5) <br> Active Mode <br> Sleep Mode <br> Shutdown | $\begin{aligned} & V_{\text {OUT }}=2.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=2.9 \mathrm{~V}, \mathrm{MODE}=0 \mathrm{~V} \\ & \text { RUN }=0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 300 \\ 26 \\ 0.1 \end{gathered}$ | $\begin{gathered} 500 \\ 35 \\ 1 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| fosc | Oscillator Frequency | $\mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}$ | $\bullet$ | 1.8 | 2.25 | 2.7 | MHz |
| $\mathrm{f}_{\text {SYNC }}$ | Synchronous Frequency | $\mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}$ |  | 1 |  | 3 | MHz |
| ILIM | Peak Switch Current | $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}$, Duty Cycle $<35 \%$ |  | 650 | 1000 |  | mA |
| $\mathrm{R}_{\mathrm{DS} \text { (0N) }}$ | P-Channel On Resistance (Note 6) N-Channel On Resistance (Note 6) | $\begin{aligned} & I_{\mathrm{SW}}=100 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{SW}}=-100 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{gathered} 0.5 \\ 0.35 \end{gathered}$ | $\begin{aligned} & 0.65 \\ & 0.55 \end{aligned}$ | $\Omega$ $\Omega$ |
| $\underline{\text { ISW(LKG) }}$ | Switch Leakage Current | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {RUN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {SW }}=0 \mathrm{~V}$ or 5 V |  |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the speciifications which apply vever the full operating

 temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathbb{N}}=3.6 \mathrm{~V}$ unless otherwise noted.| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VUVLO | Undervoltage Lockout Threshold | $V_{\text {IN }}$ Rising <br> $V_{\text {IN }}$ Falling |  | 1.8 | $\begin{aligned} & 2.0 \\ & 1.9 \end{aligned}$ | 2.3 | V |
| $\mathrm{V}_{\text {RUN }}$ | RUN Threshold |  | $\bullet$ | 0.3 |  | 1.5 | V |
| IRUN | RUN Leakage Current |  | $\bullet$ |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {MODE/SYNC }}$ | MODE/SYNC Threshold |  | $\bullet$ | 0.3 |  | 1.2 | V |
| $I_{\text {mode/SYnC }}$ | MODE/SYNC Leakage Current |  | $\bullet$ |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. No pin should exceed 6 V .
Note 2: The LTC3542-1 is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls.
Note 3: Failure to solder the Exposed Pad of the package to the PC board will result in a thermal resistance much higher than $89^{\circ} \mathrm{C} / \mathrm{W}$.
Note 4: The converter is tested in a proprietary test mode that connects
the output of the error amplifier to the SW pin, which is connected to an external servo loop.
Note 5: Dynamic supply current is higher due to the internal gate charge being delivered at the switching frequency.
Note 6: The DFN switch on resistance is guaranteed by correlation to wafer level measurements.
Note 7: $T_{J}$ is calculated from the ambient temperature $T_{A}$ and power dissipation $P_{D}$ according to the following formula:

$$
T_{J}=T_{A}+\left(P_{D}\right) \cdot\left(\theta_{J A}\right) .
$$

## LTC3542-1

## TYPICAL PGRFORMANCE CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.




Start-Up from Shutdown



Reference Voltage
vs Temperature


LTC1520 G01


Oscillator Frequency vs Temperature


Load Step


Oscillator Frequency
vs Supply Voltage


## TYPICAL PERFORMANCE CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{c}$ unles onterewise speeified.



## LTC3542-1

## PIn functions

$\mathrm{V}_{\text {OUT }}$ (Pin 1): Output Pin. Receives the 2.8 V output voltage to internal feedback resistors.
$V_{\text {IN }}$ (Pin 2): Power Supply Pin. Must be closely decoupled to GND.

GND (Pin 3): Ground Pin.
SW (Pin 4): Switch Node Connection to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches.

MODE/SYNC (Pin 5): Mode Selection and Oscillator Synchronization Pin. This pin controls the operation of the device. When tied to GND or $\mathrm{V}_{1 \mathrm{~N}}$, Burst Mode operation or pulse skipping mode is selected, respectively. The
oscillation frequency can be synchronized to an external oscillator applied to this pin and pulse skipping mode is automatically selected. Do not float this pin.

RUN (Pin 6): Converter Enable Pin. Forcing this pin above
1.5 V enables this part, while forcing it below 0.3 V causes the device to shut down. In shutdown, all functions are disabled drawing <1 $\mu \mathrm{A}$ supply current. This pin must be driven; do not float.
GND (Pin 7): Exposed Pad. The Exposed Pad is ground. It must be soldered to PCB ground to provide both electrical contact and optimum thermal performance.

## BLOCK DIAGRAM



## operation

The LTC3542-1 uses a constant frequency, current mode, step-down architecture. The operating frequency is set at 2.25MHz and can be synchronized to an external oscillator. To suita variety of applications, the selectable MODE/SYNC pin allows the user to trade off noise for efficiency.
The output voltage is set by an internal resistor divider. An error amplifier compares the divided output voltage with a reference voltage of 0.6 V and adjusts the peak inductor current accordingly.

## Main Control Loop

During normal operation, the top power switch (P-channel MOSFET) is turned on atthe beginning of a clock cycle when the divided output voltage is below the reference voltage. The current flows into the inductor and the load increases until the current limit is reached. The switch turns off and energy stored in the inductor flows through the bottom switch (N-channel MOSFET) into the load until the next clock cycle. The peak inductor current is controlled by the internally compensated output of the error amplifier. When the load current increases, the divided output voltage decreases slightly below the reference. This decrease causes the error amplifier to increase its output voltage until the average inductor current matches the new load current. The main control loop is shut down by pulling the RUN pin to ground.

## Low Load Current Operation

By selecting MODE/SYNC pin, two modes are available to control the operation of the LTC3542-1 at low load currents. Both modes automatically switch from continuous operation to the selected mode when the load current is low.

To optimize efficiency, the Burst Mode operation can be selected. When the converter is in Burst Mode operation, the peak current of the inductor is set to approximately 125 mA regardless of the output load. Each burst event can last from a few cycles at light loads to almost continuously cycling with short sleep intervals at moderate loads. In between these burst events, the power MOSFETs and any unneeded circuitry are turned off, reducing the quiescent current to $26 \mu \mathrm{~A}$. In this sleep state, the load current is being supplied solely from the output capacitor. As the output voltage drops, the EA amplifier's output rises above
the sleep threshold and turns the top MOSFET on. This process repeats at a rate that is dependent on the load demand. By running cycles periodically, the switching losses which are dominated by the gate charge losses of the power MOSFETs are minimized.

For lower ripple noise at low load currents, the pulse skip mode can be used. In this mode, the regulator continues to switch at a constant frequency down to very low load currents, where it will begin skipping pulses.

## Dropout Operation

When the input supply voltage decreases toward the output voltage, the duty cycle increases to $100 \%$, which is the dropout condition. In dropout, the PMOS switch is turned on continuously with the output voltage being equal to the input voltage minus the voltage drops across the internal P-channel MOSFET and the inductor. An important design consideration is that the $R_{D S(O N)}$ of the $P$-channel switch increases with decreasing input supply voltage (See Typical Performance Characteristics). Therefore, the user should calculate the power dissipation when the LTC3542-1 is used at $100 \%$ duty cycle with low input voltage (See Thermal Considerations in the Applications Information Section).

## Low Supply Operation

To prevent unstable operation, the LTC3542-1 incorporates an undervoltage lockout circuit which shuts down the part when the input voltage drops below about 2 V .

## Internal Soft-Start

At start-up when the RUN pin is brought high, the internal reference is linearly ramped from 0 V to 0.6 V in about 1 ms . The regulated feedback voltage follows this ramp resulting in the output voltage ramping from $0 \%$ to $100 \%$ in 1 ms . The current in the inductor during soft-start is defined by the combination of the current needed to charge the output capacitance and the current provided to the load as the output voltage ramps up. The start-up waveform, shown in the Typical Performance Characteristics, shows the output voltage start-up from 0 V to 2.8 V with a 500 mA load and $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$ (refer to Figure 3a).

## APPLLCATIONS InFORMATION

Ageneral LTC3542-1 application circuit is shown in Figure1. External component selection is driven by the load requirement and begins with the selection of the inductor L. Once the inductor is chosen, $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUT }}$ can be selected.


Figure 1. LTC3542-1 General Schematic

## Inductor Selection

The inductor value has a direct effect on ripple current $\Delta I_{L}$, which decreases with higher inductance and increases with higher $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {OUT }}$, as shown in following equation:

$$
\Delta \mathrm{L}_{\mathrm{L}}=\frac{\mathrm{V}_{\text {OUT }}}{f_{0} \cdot \mathrm{~L}}\left(1-\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\mathrm{IN}}}\right)
$$

where $f_{0}$ is the switching frequency. A reasonable starting point for setting ripple current is $\Delta \mathrm{l}_{\mathrm{L}}=0.4 \cdot \mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}$, where $\mathrm{I}_{\text {OUT(MAX) }}$ is 500 mA . The largest ripple current $\Delta \mathrm{I}_{\mathrm{L}}$ occurs at the maximum input voltage. To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation:

$$
\mathrm{L}=\frac{\mathrm{V}_{\text {OUT }}}{f_{0} \cdot \Delta \mathrm{I}_{\mathrm{L}}}\left(1-\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN(MAX })}}\right)
$$

The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation. Thus, a 600 mA rated inductor should be enough for most applications ( 500 mA +100 mA ). For better efficiency, chose a low DC-resistance inductor.

The inductor value will also have an effect on Burst Mode operation. The transition to low current operation begins when the inductor's peak current falls below a level set by
the burst clamp. Lower inductor values result in higher ripple current which causes the transition to occur at lower load currents. This causes a dip in efficiency in the upper range of low current operation. In Burst Mode operation, lower inductance values cause the burst frequency to increase.

## Inductor Core Selection

Different core materials and shapes change the size/current and price/current relationships of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends more on the price vs size requirements and any radiated field/EMI requirements than on what the LTC3542-1 requires to operate. Table 1 shows some typical surface mount inductors that work well in LTC3542-1 applications.

## Input Capacitor ( $\mathrm{C}_{\mathrm{IN}}$ ) Selection

In continuous mode, the input current of the converter is a square wave with a duty cycle of approximately $\mathrm{V}_{\text {OUT }} / V_{\text {IN }}$. To prevent large voltage transients, a low equivalent series resistance (ESR) input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$
\mathrm{I}_{\mathrm{RMS}} \approx \mathrm{I}_{\mathrm{MAX}} \frac{\sqrt{\mathrm{~V}_{\text {OUT }}\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)}}{\mathrm{V}_{\text {IN }}}
$$

where the maximum average output current $I_{\text {MAX }}$ equals the peak current minus half the peak-to-peak ripple current, $I_{M A X}=I_{L I M}-\Delta I_{L} / 2$. This formula has a maximum at $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {OUT }}$, where $\mathrm{I}_{\text {RMS }}=\mathrm{I}_{\text {OUT }} / 2$. This simple worst-case is commonly used to design because even significant deviations do not offer much relief. Note that capacitor manufacturer's ripple current ratings are often based on only 2000 hours life time. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet the size or height requirements of the

## APPLICATIONS INFORMATION

Table 1. Representative Surface Mount Inductors

| MANUFACTURER | PART NUMBER | VALUE <br> $(\mu \mathrm{H})$ | MAX DC <br> CURRENT <br> $(\mathbf{A})$ | DCR <br> $(\Omega)$ | SIZE $\left(\mathrm{mm}^{3}\right)$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | CDRH2D11-2RM | 2.2 | 0.780 | 0.098 | $3.2 \times 3.2 \times 1.2$ |
|  | CDRH3D16 | 2.2 | 1.2 | 0.075 | $3.8 \times 3.8 \times 1.8$ |
|  | CMD4D11 | 2.2 | 0.95 | 0.116 | $4.4 \times 5.8 \times 1.2$ |
|  | CDH2D09B | 3.3 | 0.85 | 0.15 | $2.8 \times 3 \times 1$ |
|  | CLS4D09 | 4.7 | 0.75 | 0.15 | $4.9 \times 4.9 \times 1$ |
| TDK | LQH32CN | 2.2 | 0.79 | 0.097 | $2.5 \times 3.2 \times 1.55$ |
|  | LQH43CN | 4.7 | 0.75 | 0.15 | $4.5 \times 3.2 \times 2.6$ |

design. An additional $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ ceramic capacitor is also recommended on $\mathrm{V}_{\text {IN }}$ for high frequency decoupling, when not using an all ceramic capacitor solution.

## Output Capacitor (Cout) Selection

The selection of $\mathrm{C}_{\text {OUT }}$ is driven by the required ESR to minimize voltage ripple and load step transients. Typically, once the ESR requirement is satisfied, the RMS current rating generally far exceeds the $\mathrm{I}_{\text {RIPPLE(P-P) }}$ requirement, except for an all ceramic solution. The output ripple ( $\Delta \mathrm{V}_{\text {OUT }}$ ) is determined by:

$$
\Delta \mathrm{V}_{\text {OUT }} \approx \Delta \mathrm{I}_{\mathrm{L}}\left(\mathrm{ESR}+\frac{1}{8 \cdot f_{0} \cdot \mathrm{C}_{\text {OUT }}}\right)
$$

where $f_{0}$ is the switching frequency, $C_{O U T}$ is the output capacitance and $\Delta I_{L}$ is the inductor ripple current. For a fixed output voltage, the output ripple is highest at maximum input voltage since $\Delta I_{\mathrm{L}}$ increases with input voltage.
If tantalum capacitors are used, it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVXTPS series of surface mount tantalums, available in case heights ranging from 2 mm to 4 mm . These are specially constructed and tested for low ESR so they give the lowest ESR for a given volume. Other capacitor types include Sanyo POSCAP, Kemet T510 and

T495 series, and Sprague 593D and 595D series. Consult the manufacturer for other specific recommendations.

## Ceramic Input and Output Capacitors

Higher value, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current rating, high voltage rating and low ESR are tempting for switching regulator use. However, the ESR is so low that it can cause loop stability problems. Since the LTC3542-1's control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used to achieve very low output ripple and small circuit size. X5R or X7R ceramic capacitors are recommended because these dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

Great care must be taken when using only ceramic input and output capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the $\mathrm{V}_{\text {IN }}$ pin. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, the ringing at the input can be large enough to damage the part. For more information, see Application Note 88. The recommended capacitance value to use is $10 \mu \mathrm{~F}$ for both input and output capacitors.

## APPLICATIONS INFORMATION

## Mode Selection and Frequency Synchronization

The MODE/SYNC pin is a multipurpose pin that provides mode selection and frequency synchronization. Connecting this pin to GND enables Burst Mode operation, which provides the best low current efficiency at the cost of a higher output voltage ripple. Connecting this pin to $V_{I N}$ selects pulse skip mode operation, which provides the lowest output ripple at the cost of low current efficiency. The LTC3542-1 can also be synchronized to an external clock signal with range from 1 MHz to 3 MHz by the MODE/SYNC pin. During synchronization, the mode is set to pulse skip and the top switch turn-on is synchronized to the falling edge of the external clock.

## Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times $100 \%$. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:
Efficiency = 100\% - (L1 + L2 + L3 + ...)
where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, three main sources usually account for most of
the losses in LTC3542-1 circuits: 1) $V_{\text {IN }}$ quiescent current, 2) $I^{2} R$ loss and 3) switching loss. VIN quiescent current loss dominates the power loss at very low load currents, whereas the other two dominate at medium to high load currents. In a typical efficiency plot, the efficiency curve at very low load currents can be misleading since the actual power loss is of no consequence as illustrated in Figure 2.

1) The $V_{I N}$ quiescent current is the DC supply current given in the Electrical Characteristics which excludes MOSFET charging current. $V_{\text {IN }}$ current results in a small ( $<0.1 \%$ ) loss that increases with $\mathrm{V}_{\mathrm{IN}}$, even at no load.
2) $I^{2} R$ losses are calculated from the $D C$ resistances of the internal switches, $R_{S W}$, and external inductor, $R_{L}$. In continuous mode, the average output current flowsthrough inductor L, but is "chopped" between the internal top and bottom switches. Thus, the series resistance looking into the SW pin is a function of both top and bottom MOSFET $R_{D S(O N)}$ and the duty cycle ( D ) as follows:

$$
\mathrm{R}_{\mathrm{SW}}=\left(\mathrm{R}_{\mathrm{DS}(\mathbf{O N}) \text { TOP }}\right)(\mathrm{D})+\left(\mathrm{R}_{\mathrm{DS}(\text { ON)BOT }}\right)(1-\mathrm{D})
$$

The $R_{D S(O N)}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain $I^{2} \mathrm{R}$ losses:

$$
I^{2} R \text { losses }=I_{o u T}{ }^{2}\left(R_{S W}+R_{L}\right)
$$



35421 F02
Figure 2. Power Loss vs Load Current

## APPLICATIONS InFORMATION

3) The switching current is MOSFET gate charging current, that results from switching the gate capacitance of the power MOSFETs. Each time a MOSFET gate is switched from low to high to low again, a packet of charge dQ moves from $V_{\text {IN }}$ to ground. The resulting $d Q / d t$ is a current out of $V_{\text {IN }}$ that is typically much larger than the $D C$ bias current. In continuous mode, $I_{G A T E C H G}=f_{0}\left(Q_{T}+Q_{B}\right)$, where $Q_{T}$ and $Q_{B}$ are the gate charges of the internal top and bottom MOSFET switches. The gate charge losses are proportional to $V_{I N}$ and thus their effects will be more pronounced at higher supply voltages.

Other "hidden" Iosses such as copper trace and internal battery resistances can account for additional efficiency degradations in portable systems. The internal battery and fuse resistance losses can be minimized by making sure that $\mathrm{C}_{\text {IN }}$ has adequate charge storage and very low ESR at the switching frequency. Other losses include diode conduction losses during dead-time and inductor core losses generally account for less than $2 \%$ total additional loss.

## Thermal Considerations

In most applications the LTC3542-1 does not dissipate much heat due to its high efficiency. But in applications where the LTC3542-1 is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately $160^{\circ} \mathrm{C}$, both power switches will be turned off and the SW node will become high impedance.
To avoid the LTC3542-1 from exceeding the maximum junction temperature, the user need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise is given by:

$$
T_{\mathrm{R}}=\left(\mathrm{P}_{\mathrm{D}}\right)\left(\theta_{\mathrm{JA}}\right)
$$

where $P_{D}$ is the power dissipated by the regulator and $\theta_{\mathrm{JA}}$ is the thermal resistance from the junction of the die to the ambient.

The junction temperature, $T_{J}$, is given by:

$$
T_{J}=T_{A}+T_{R}
$$

where $T_{\mathrm{A}}$ is the ambient temperature.
As an example, consider the LTC3542-1 at an input voltage of 3.6 V , a load current of 500 mA and an ambient temperature of $70^{\circ} \mathrm{C}$. From the typical performance graph of switch resistance, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the P -channel switch at $70^{\circ} \mathrm{C}$ is approximately $0.6 \Omega$. Therefore, power dissipated by the part is:

$$
P_{D}=I_{L O A D}{ }^{2} \cdot R_{D S(O N)}=150 \mathrm{~mW}
$$

For the DFN package, the $\theta_{\mathrm{JA}}$ is $89^{\circ} \mathrm{C} / \mathrm{W}$. Thus, the junction temperature of the regulator is:

$$
\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}+0.150 \bullet 89=83.4^{\circ} \mathrm{C}
$$

which is below the maximum junction temperature of $125^{\circ} \mathrm{C}$.

Notethatat higher supply voltages, the junction temperature is lower due to reduced switch resistance ( $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ ).

## Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, Vout immediately shifts by an amount equal to $\Delta_{\text {LOAD }} \cdot E S R$, where ESR is the effective series resistance of $\mathrm{C}_{\text {OUT. }} \Delta_{\text {LOAD }}$ also begins to charge or discharge $\mathrm{C}_{0 \text { t, }}$, generating a feedbackerror signal used by the regulator to return $\mathrm{V}_{\text {OUT }}$ to its steady-state value. During this recovery time, VOUT can be monitored for overshoot or ringing that would indicate a stability problem.
The output voltage settling behavior is related to the stability of the closed-loop system and will demonstrate the actual overall supply performance. For a detailed explanation of optimizing the compensation components, including a review of control loop theory, refer to Application Note 76.

In some applications, a more severe transient can becaused by switching loads with large ( $>1 \mu \mathrm{~F}$ ) bypass capacitors. The discharged bypass capacitors are effectively put in

## APPLICATIONS INFORMATION

parallel with $\mathrm{C}_{\text {OUT, }}$ causing a rapid drop in $\mathrm{V}_{\text {OUT }}$. No regulator can deliver enough current to prevent this problem, if the switch connecting the load has low resistance and is driven quickly. The solution is to limit the turn-on speed of the load switch driver. A Hot Swap ${ }^{\text {TM }}$ controller is designed specifically for this purpose and usually incorporates current limit, short circuit protection and soft-start.

## Design Example

As a design example, assume the LTC3542-1 is used in a single lithium-ion battery-powered cellular phone application. The $\mathrm{V}_{\mathrm{IN}}$ will be operating from a maximum of 4.2 V down to 2.8 V . The load current requirement is a maximum of 0.5 A , but most of the time it will be in standby mode, requiring only 2 mA . Efficiency at both low and high load currents is important. Output voltage is 2.8 V .
With this information we can calculate $L$ using:

$$
\mathrm{L}=\frac{1}{f \cdot \Delta \mathrm{I}_{\mathrm{L}}} \cdot \mathrm{~V}_{\text {OUT }} \cdot\left(1-\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\mathrm{IN}}}\right)
$$

Substituting $\mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=4.2 \mathrm{~V}, \Delta \mathrm{I}_{\mathrm{L}}=200 \mathrm{~mA}$ and $\mathrm{f}=2.25 \mathrm{MHz}$ gives:

$$
\mathrm{L}=\frac{2.8 \mathrm{~V}}{2.25 \mathrm{MHz} \cdot 200 \mathrm{~mA}} \cdot\left(1-\frac{2.8 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=2.07 \mu \mathrm{H}
$$

Choosing a vendor's closest inductor value of $2.2 \mu \mathrm{H}$ results in a maximum ripple current of:

$$
\Delta \mathrm{I}_{\mathrm{L}}=\frac{2.8 \mathrm{~V}}{2.25 \mathrm{MHz} \cdot 2.2 \mu \mathrm{H}} \cdot\left(1-\frac{2.8 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=188.6 \mathrm{~mA}
$$

$\mathrm{C}_{\text {IN }}$ will require an RMS current rating of at least $0.25 \mathrm{~A} \cong \mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})} / 2$ at temperature and $\mathrm{C}_{\text {OUT }}$ will require ESR of less than $0.2 \Omega$. In most cases, ceramic capacitors will satisfy these requirements. Select $C_{0 u t}=10 \mu F$ and $\mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$.
Figure 3shows the complete circuitalong with its efficiency curve, load step response and recommended layout.

## PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3542-1. These items are also illustrated graphically in Figure 3b. Check the following in your layout:

1. The power traces, consisting of the GND trace, the SW trace and the $\mathrm{V}_{\text {IN }}$ trace should be kept short, direct and wide.
2. Does the $\mathrm{V}_{\text {OUT }}$ pin connect directly to the (+) plate of Cout?
3. Does the ( + ) plate of $\mathrm{C}_{\text {IN }}$ connect to $\mathrm{V}_{\text {IN }}$ as closely as possible? This capacitor provides the AC current to the internal power MOSFETs.
4. Keep the (-) plates of $C_{\text {IN }}$ and $C_{\text {OUt }}$ as close as possible.

Hot Swap is a trademark of Linear Technology Corporation.

## APPLICATIONS InFORMATION



Figure 3a. Typical Application


Figure 3b. Layout Diagram



Figure 3d. Load Step

Figure 3c. Efficiency Curve

## PACKAGG DESCRIPTION

DC Package
6-Lead Plastic DFN ( $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1703)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS


NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WCCD-2)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE

TOP AND BOTTOM OF PACKAGE

## TYPICAL APPLICATION

Using Low Profile Components, <1mm Height


Efficiency vs Load Current


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC3405/LTC3405B | 300 mA Iout, 1.5 MHz , Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=20 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT Package |
| LTC3406/LTC3406B | 600 mA Iout, 1.5 MHz , Synchronous Step-Down DC/DC Converter | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=20 \mu \mathrm{~A}$, $\mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A}$, ThinSOT Package |
| LTC3407/LTC3407-2 | Dual $600 \mathrm{~mA} / 800 \mathrm{~mA}$ I Out, $1.5 \mathrm{MHz} / 2.25 \mathrm{MHz}$, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \mathrm{MS} 10 \mathrm{E}$, DFN Packages |
| LTC3409 | $600 \mathrm{~mA} \mathrm{I}_{\text {Out }}, 1.7 \mathrm{MHz} / 2.6 \mathrm{MHZ}$, Synchronous Step-Down DC/DC Converter | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 1.6 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN }}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=65 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, DFN Package |
| LTC3410/LTC3410B | $300 \mathrm{~mA} \mathrm{I}_{\text {Out }}, 2.25 \mathrm{MHz}$, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=26 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, SC70 Package |
| LTC3411 | 1.25A Iout, 4MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=60 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \mathrm{MS} 10$, DFN Packages |
| LTC3548 | Dual $400 \mathrm{~mA} / 800 \mathrm{~mA} \mathrm{I}_{\text {OUt }}, 2.25 \mathrm{MHz}$, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \mathrm{MS} 10$, DFN Packages |
| LTC3561 | 1 A I ${ }_{\text {OUT }}$, 4MHz Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\mathrm{IN}}: 2.6 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=240 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN Package |


[^0]:    $\boldsymbol{\Sigma T}$, LT, LTC, LTM and Burst Mode are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including $5481178,6580258,6304066,6127815,6498466,6611131,5994885$.

