SCG4501 Synchronous Clock Generators



PLL


2111 Comprehensive Drive

Aurora, Illinois 60505

Phone: 630-851-4722

Fax: 630-851-5040

www.conwin.con



Features

- ± 32 ppm Capture/Pull-In Range
- Phase Locked Output Frequency Control
- Intrinsically Low Jitter Crystal Oscillator
- LVPECL Outputs with Disable Function
- Dual Input References
- LOR & LOL combined alarm output
- Force Free Run Function
- Automatic Free Run operation on loss of both References A & B
- Input Duty Cycle Tolerant
- 3.3V dc Power Supply
- Small Size: 1 Square Inch

Bulletin	SG040
Page	1 of 16
Revision	P01
Date	13 NOV 03
Issued By	MBatts

General Description

The SCG4501 is a mixed-signal phase locked loop generating LVPECL outputs from an intrinsically low jitter, voltage controlled, crystal oscillator. The LVPECL outputs may be disabled.


The SCG4501 can lock to one of two external references, which is selectable using the SEL_{AB} input select pin. The unit has a fast acquisition time of about 1.5 seconds and it is tolerant of different reference duty cycles.

The SCG4501 includes an alarm output that indicates deviations from normal operation. If a Loss-of-Reference (LOR) or Loss-of-Lock (LOL) is detected the alarm with indicate the need for a reference rearrangement. If both references A and B are absent the module will enter Free Run operation. The FR $_{\rm status}$ pin will indicate that the module is in Free Run operation. Frequency stability during Free Run operation is guaranteed to ± 20 ppm. Additionally the Free Run mode may be entered manually.

The package dimensions are 1" x 1.025" x .45" on a 6 layer FR4 board with castellated pins. Parts are assembled using high temperature solder to withstand 63/37 alloys, 180°C surface mount reflow processes.


Maximum Dimension Package Outline

Figure 1



Block Diagram

Figure 2



Absolute Maximum Rating

Table 1

Symbol	Parameter	Minimum	Nominal	Maximum	Units	Notes
V _{cc}	Power Supply Voltage	-0.5	-	+4.0	Volts	1.0
V _i	Input Voltage	-0.5	-	+5.5	Volts	1.0
T _s	Storage Temperature	-65.0	-	+100	°C	1.0



Operating Specifications

Table 2

Symbol	Parameter	Minimum	Nominal	Maximum	Units	Notes
V _{cc}	Power Supply Voltage	3.135	3.3	3.465	Volts	2.0
I _{cc}	Power Supply Current	170	230	280	mA	4.0
T _o	Temperature Range	0	-	70	°C	
F _{fr}	Free Run Frequency	-20	-	20	ppm	
F _{cap}	Capture/pull-in range	-32	-	32	ppm	
F _{bw}	Jitter Filter Bandwidth	-	-	10	Hz	3.0
T _{jtol}	Input Jitter Tolerance (Input Jitter Frequencies ≥ 10 Hz)	31.25 1	-	-	μs μs	8 kHz Ref. units 19.44 MHz Ref. units
T _{aq}	Typical Acquisition Time Data					
	Acquisition from a cold power-up: Phase lock within 12ns: Phase lock settled: Alarm time: Acquisition from Free Run: Phase lock within 12ns: Phase lock settled: Alarm time: I lock with a 20PPM reference frequency steps to during a switch between equal frequency research.	o: Typically 0.5s.			sec sec sec sec sec	
T _{rf}	Output Rise and Fall Time (20% 80%)	100	225	350	ps	4.0
DC	Output Duty Cycle	40	50	60	%	
MTIE _{sr}	MTIE at Synchronization Rearrangement		GR-253-CC	RE.1999 R5-13	36	5.0, 6.0
-	Dynamic Offset Range (0°- 25°)	-50	-	50	ns	
	Dynamic Offset Range (25°-70°)	-50	-	50	ns	

Output Jitter Specifications

Table 3

	Jitter BW 10 Hz -	1 MHz	SONET Jitter BW 12 kHz - 20 MHz		
Frequency (MHz)	pS (RMS)	m UI	pS (RMS)	m UI	
77.76	10 Typ.	0.776 Typ.	1 Max.	0.076 Max.	
125.00	10 Typ.	1.250 Typ.	1 Max.	0.125 Max.	
155.52	10 Тур.	1.556 Typ.	1 Max.	0.156 Max.	

NOTES:

- 1.0 Operation of the device at these or any other condition beyond those listed under Operating Specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability.
- 2.0 Requires external regulation and supply decoupling. (22 uF, 330 pF)
- 3.0 3db loop response.
- 4.0 50-ohm load biased to 1.3 volts.
- 5.0 Entry into Free Run doesn't meet requirement for initial 2.33 seconds of self-timing.
- $6.0\,$ If the selected reference is removed system response to the ALARM must be less than $10\mu s.$



Preliminary Data Sheet #: SG040 Page 3 of 16 Rev: P01 Date: 11/13/03

Input And Output Characteristics

Table 4

Symbol	Parameter	Minimum	Nominal	Maximum	Units	Notes
CMOS Inp	ut and Output Characteristics					
V_{ih}	High Level Input Voltage	2.0	-	5.5	V	
V _{ii}	Low Level Input Voltage	0.0	-	0.8	V	
T _{io}	I/O to Output Valid	-	-	10	ns	
C _i	Output Capacitance	-	-	10	pF	
V_{oh}	High Level Output Voltage	2.4	-	-	V	
V _{ol}	Low Level Output Voltage	-	-	0.4	V	
T _{ir}	Input Reference Pulse Width	12.5	-	-	ns	
PECL Out	put Characteristics					
V_{oh}	High Level PECL Voltage	2.27	2.34	2.52	V	
V _{ol}	Low Level PECL Voltage	1.49	1.51	1.68	V	
C _I	Output Capacitance	-	-	10	pF	
T _{skew}	Differential Output Skew	-	50	-	ps	

Input Selection / Output Response

Table 5

INPUTS			OUTPUTS				NOTE			
RESET	ENABLE	$SEL_{\mathtt{AB}}$	REF _A	$REF_{_{\rm B}}$	FR	FR _{status}	ALARM	Q	QN	
1	0	Χ	Х	Χ	Χ	1	Χ	Χ	Χ	FR
Х	1	Х	Х	Х	Х	X	Х	0	1	
0	0	Х	Х	Х	1	1	Х	Χ	Х	FR
0	0	0	А	А	0	0	0	Χ	Х	RA
0	0	1	А	А	0	0	0	Χ	Х	RB
0	0	0	NA	А	0	0	1	Χ	Х	U
0	0	1	NA	А	0	0	0	Χ	Х	RB
0	0	1	А	NA	0	0	1	Χ	Х	U
0	0	0	Α	NA	0	0	0	Х	Х	RA
0	0	Х	NA	NA	0	1	1	Х	Х	FR
						+				+

NOTES:

A Active

FR Free Run Mode

NA Not Active

RA Locked to Reference A

RB Locked to Reference B

U Unstable (due to conditions shown, switch to active reference or Free Run)


X Don't care



Preliminary Data Sheet #: SG040 Page 4 of 16 Rev: P01 Date: 11/13/03


Typical MTIE Measurement

Figure 3



Typical TDEV Measurement


Figure 4





Typical MTIE at Synchronization Rearrangement. Reference B Equal to Inverse of Reference A, No Modulation.

Figure 5





Pin Description

Table 6


Pin #	Pin Name	Pin Information	Note
1	ENABLE/TRI-STATE	VCXO Enable. (Enable = 0, Disable = 1 = CMOS Outputs Tri-stated)	9.0
2	TCK	No Connection, Internal Factory Programming Input.	8.0
3	TDO	No Connection, Internal Factory Programming Input.	8.0
4	REF _A	CMOS Reference Frequency Input.	
5	SEL _{AB}	Input Reference Select Pin. (REFA = 0, REFB = 1)	9.0
6	RESET	RESET. (RESET = 1)	9.0
7	REF _B	CMOS Reference Frequency Input.	
8	V _{ee}	Ground.	
9	FR _{status}	Free Run Status. (FR = 1)	
10	V _{cc}	Supply Voltage relative to ground.	
11	N/C	No Connection. (Optional Reference Output Available)	8.0, 8.1
12	ALARM	Loss of Reference / Lock alarm. (Alarm = 1)	
13	FR	Force Free Run. (Phase Lock = 0, Free Run = 1)	9.0
14	TDI	No Connection, Internal Factory Programming Input.	8.0
15	TMS	No Connection, Internal Factory Programming Input.	8.0
16	QN	LVPECL Complementary Output.	
17	V _{ee}	Ground.	
18	Q	LVPECL Output.	

NOTES

- 8.0 Do not connect pin
- 8.1 Contact a Sales Representative for availibility and use of optional reference output
- 9.0 Input pulled to ground

Circuit Board Footprint & Keepout Recommendations

Figure 6







Preliminary Data Sheet #: SG040 Page 7 of 16 Rev: P01 Date: 11/13/03

Loss of Reference Condition Alarm Timing

Figure 7



AlarmTiming Legend Use for all alarm timing diagrams Table 7





Loss of Lock Condition Alarm Timing

Figure 8







Figure 9



Switch from A to B when Reference B is lost

Figure 10








Figure 11




Switch from A to B when A is out of range

Figure 12








Switch from A to B when B is out of range


Figure 14






Recommended PECL Termination

Figure 15



If PECL outputs do not drive a long line (< 0.5"), a single 150Ω termination resistor to ground may be used for each pin.








Solder Profile

Figure 17



Model Comparison Table

Table 8

		Max		
Model	Input	Duty	Oscillator Output	Notes
	Ref Freq	Cycle	(Synchronized Output)	
SCG4500	8 kHz/8 kHz	40/60	77.76 MHz,155.52 MHz,125 MHz	Basic Model
SCG4501	8 kHz/8 kHz	40/60	77.76 MHz,155.52 MHz,125 MHz	±32 ppm Pull-in range
SCG4510	2@1.544 MH	lz 40/60	155.52 MHz	
SCG4520	2@19.44 MH	Iz 40/60	77.76 MHz,155.52 MHz	
SCG4540	2@10 kHz	40/60	163.84 MHz	
		Other low jitter lin	e card solutions from Connor-V	Vinfield
SCG51 Serie	es	Single input, jitter filtered	d with Free Run, 1 CMOS and 3 LVPECL	outputs up to 622.08 MHz.
SCG102A/10	4A	Single input, frequency	selectable, LVPECL clock smoothers from	m 77.76 to 777.76 MHz.
SCG2000 Se	ries	Single input, jitter filtered	d with 20ppm Free Run, CMOS outputs t	from 8 kHz to 125.0 MHz.
SCG2500 Se	eries	Dual input, jitter filtered	with Free Run, CMOS outputs from 8 kH	lz to 125.0 MHz.
SCG3000 Se	ries	Single input, jitter filtered	d with Dual LVPECL outputs.	
SCG4000 Series Single input, jitter filtered with 20ppm Free Run, LVPECL outputs from 77.76 MHz to 18				
SCG4600 Se	ries	Dual input, jitter filtered	with Free Run, 1 CML differential pair ou	itput up to 622.08 MHz.



Revision	Revision Date	Note	
P00	12/20/01	Preliminary Release	
P01	11/13/03	Updated to V3.01	