Features

- High Performance, Low Power AVR[®] 8-bit Microcontroller
- Advanced RISC Architecture
 - 124 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 4 MIPS Throughput at 4 MHz
- Nonvolatile Program and Data Memories
 - 4K/8K Bytes of In-System Self-Programmable Flash (ATmega4HVD/8HVD)
 - 256 Bytes EEPROM
 - 512 Bytes Internal SRAM
 - Write/Erase Cycles: 10,000 Flash/ 100,000 EEPROM
 - Data Retention: 20 years at 85°C /100 years at 25°C⁽¹⁾
 - Programming Lock for Software Security
- Battery Management Features
 - One Cell Batteries
 - Short-circuit Protection (Discharge)
 - Over-current Protection (Charge and Discharge)
 - External Protection Input
 - High Voltage Outputs to Drive N-Channel Charge/Discharge FETs
 - Operation with 1 FET or 2 FETs supported Charge FET is optional
 - Battery authentication features (Available only under NDA)
- Peripheral Features
 - Two 8/16-bit Timer/Counters with Separate Prescaler and two output compare units
 - 10-bit ADC with One External Input
 - Two High-voltage open-drain I/O pins
 - Programmable Watchdog Timer
- Special Microcontroller Features
 - debugWIRE On-chip Debug System
 - In-System Programmable
 - Power-on Reset
 - On-chip Voltage Reference with built-in Temperature Sensor
 - On-chip Voltage Regulator
 - External and Internal Interrupt Sources
 - Sleep Modes:
 - Idle, ADC Noise Reduction, Power-save, and Power-off
- Package
 - 18-pad DRDFN/ MLF
- Operating Voltage (VFET): 2.1 6.0V
- Operating Voltage (V_{CC}):2.0 2.4V
- Maximum Withstand Voltage (VFET): 12V
- Maximum Withstand Voltage (High-voltage pins): 5V
- Temperature Range: -20°C to 85°C
- Speed Grade: 1 4 MHz



8-bit **AVR**[®] Microcontroller with 4K/8K Bytes In-System Programmable Flash

ATmega4HVD ATmega8HVD

Preliminary

Summary



8052BS-AVR-09/08

1. Pin Configurations



Figure 1-1. Dual Row DFN/ MLF-pinout ATmega4HVD/8HVD.

Bottom view




Table 1-1.Dual Row DFN/ MLF-pinout ATmega4HVD/8HVD.

	1	2	3	4	5	6	7	8	9	10
A	DNC	BATT	GND	PV1	PB1 (SCK/ SGND/T0)	DNC	VCC	PC1 (MOSI/INT1/ EXT_PROT)	-	-
в	OD	OC	VFET	VREG	NI	PB0 (ADC0)	PB2 (MISO/CKOUT/T1)	GND	PC0 (INT0/ICP0/XTAL)	RESET



1.1	Pin Description	ns
1.1.1	VFET	
		Input to the internal voltage regulator.
1.1.2	VCC	
		Pin for connection of external decoupling capacitor. VCC is internally connected to the voltage regulator output VREG.
1.1.3	VREG	
		Output from the internal voltage regulator. Internally connected to VCC.
1.1.4	GND	
		Ground
1.1.5	Port B (PB2:PB	0)
		Port B is a low-voltage 3-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.
		Port B also serves the functions of various special features of the ATmega4HVD/8HVD.
1.1.6	Port C (PC1:PC	0)
		Port C is a High-voltage open-drain 2 bit bi-directional I/O port. Port C also serves the func- tions of various special features of the ATmega4HVD/8HVD.
1.1.7	OC	
		High voltage output to drive Charge FET (optional).
1.1.8	OD	
		High voltage output to drive Discharge FET.
1.1.9	NI	
		Negative input from the battery protection resistor.
1.1.10	PV1	
		Input from battery cell to ADC.
1.1.11	BATT	
		Input for detecting when a charger is connected.
1.1.12	RESET/dw	
		Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset. This pin is also used as debugWIRE communication pin.



2. Overview

The ATmega4HVD/8HVD is a monitoring and protection circuit for 1-cell Li-ion applications with focus on high security/authentication, low cost and high utilization of the cell energy. The device contains secure authentication features as well as autonomous battery protection during charging and discharging. The External Protection Input can be used to implement other battery protection mechanisms using external components, e.g. protection against chargers with too high charge voltage can be easily implemented with a few low cost passive components. The feature set makes the ATmega4HVD/8HVD a key component in any system focusing on high security, battery protection, high system utilization and low cost.




Figure 2-1. Block Diagram

An integrated, low-dropout linear regulator that can handle input voltages as low as 2.1V, ensures that the stored energy can be fully exploited. The regulator capabilities, combined with a extremely low power consumption in the power saving modes, greatly enhances the cell energy utilization compared to existing solutions.

The chip utilizes Atmel's Deep Under-voltage Recovery (DUVR) mode that supports precharging of deeply discharged battery cells without using a separate Pre-charge FET. An enhanced start-up scheme allows the chip to operate correctly even with only Discharge FET connected. This makes it possible to further reduce system cost for applications that do not require Charge Over-current protection.

The ATmega4HVD/8HVD contains a 10-bit ADC for cell voltage measurements. The ADC is also used to monitor the on-chip temperature. Temperature is measured by the integrated Voltage Reference, which contains a built-in temperature sensor. ATmega4HVD/8HVD con-



tains a high-voltage tolerant, open-drain IO pin that supports serial communication. Programming can be done in-system using the 4 General Purpose IO ports that support SPI programming

The MCU includes 4K/8K bytes of In-System Programmable Flash with Self-programming capabilities, 256 bytes EEPROM, 512 bytes SRAM, 32 general purpose working registers, 4 general purpose I/O lines, debugWIRE for On-chip debugging and SPI for In-system Programming, two flexible Timer/Counters with Input Capture, internal and external interrupts, a 10-bit ADC for measuring the cell voltage and on-chip temperature, a programmable Watchdog Timer with wake-up capabilities, and software selectable power saving modes.

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The device is manufactured using Atmel's high voltage high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System, by a conventional non-volatile memory programmer or by an On-chip Boot program running on the AVR core.

The ATmega4HVD/8HVD AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, and On-chip Debugger.

The ATmega4HVD/8HVD is a low-power CMOS 8-bit microcontroller based on the AVR architecture. It is part of the AVR Smart Battery family that provides secure authentication, highly accurate monitoring and autonomous protection for Lithium-ion battery cells.

3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

4. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.



5. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	_	_	_	_	-	_	_	_	
(0xFE)	BPPLR	_	_	-	_	-	_	BPPLE	BPPL	
(0xFD)	BPCR	_	_	EPID	SCD	DOCD	COCD	-	-	
(0xFC)	Reserved	_	_	-	-	-	-	_	_	
(0xFB)	BPOCTR	_	_				[R[5:0]			
(0xFA)	BPSCTR	_				SCTR[6:0]				
(0xF9)	Reserved	_	_	-	_	-	_	_	_	
(0xF8)	Reserved	_	_	_	_	_	_	_	_	
(0xF7)	BPCOCD					DL[7:0]				
(0xF6)	BPDOCD					DL[7:0]				
(0xF5)	BPSCD					DL[7:0]				
(0xF4)	Reserved	_	_	_	_	-	_	_	_	
(0xF3)	BPIFR	-	-	-	SCIF	DOCIF	COCIF	-	-	
(0xF2)	BPIMSK	-	-	-	SCIE	DOCIE	COCIE	-	-	
(0xF1)	Reserved	-	_	-	-	-	-	-	-	
(0xF0)	FCSR	-	-	-	-	DUVRD	CPS	DFE	CFE	
(0xEF)	Reserved	-	_	-	-	-	-	-	_	
(0xEE)	Reserved	-	-	-	-	-	-	-	-	
(0xED)	Reserved	-	-	-	-	-	-	-	-	
(0xEC)	Reserved	-	-	-	-	-	-	-	-	
(0xEB)	Reserved	-	_	_	_	_	-	-	_	
(0xEA)	Reserved	-	-	-	-	-	-	-	_	
(0xE9)	Reserved	-	-	_	-	_	-	-	-	
(0xE8)	Reserved	_	_	_	_	_	-	_	_	
(0xE7)	Reserved	-	-	-	-	-	-	-	_	
(0xE6)	Reserved	-	-	-	-	-	-	-	-	
(0xE5)	Reserved	-	-	-	-	-	-	-	-	
(0xE4)	Reserved	-	-	-	-	-	-	-	-	
(0xE3)	Reserved	-	-	-	-	-	-	-	-	
(0xE2)	Reserved	-	-	-	-	-	-	-	-	
(0xE1)	Reserved	-	-	-	-	-	-	-	-	
(0xE0)	Reserved	-	-	-	-	-	-	-	-	
(0xDF)	Reserved	-	-	-	-	-	-	_	-	
(0xDE)	Reserved	-	-	-	-	-	-	-	-	
(0xDD)	Reserved	-	-	-	-	-	-	-	-	
(0xDC)	Reserved	-	-	-	-	-	-	-	-	
(0xDB)	Reserved	-	-	-	-	-	-	-	-	
(0xDA)	Reserved	-	-	-	-	-	-	-	-	
(0xD9)	Reserved	-	-	-	-	-	-	-	-	
(0xD8)	Reserved	-	-	-	-	-	-	-	-	
(0xD7)	Reserved	-	-	-	-	-	-	-	-	
(0xD6)	Reserved	-	-	-	-	-	-	-	-	
(0xD5)	Reserved	-	-	-	-	-	-	-	-	
(0xD4)	Reserved	-	-	-	-	-	-	-	-	
(0xD3)	Reserved	-	-	-	-	-	-	-	-	
(0xD2)	Reserved	_	_	-	-	-	-	-	_	
(0xD1)	Reserved	-	-		-	-	-	-	-	
(0xD0)	Reserved	-	-		-	-	-	-		
(0xCF) (0xCE)	Reserved Reserved	-	-		-	-	_	-	-	
-	Reserved	_	_	-	_	-	_	_	_	
(0xCD) (0xCC)	Reserved	_	-	-	_	-	_	_	_	
(0xCC) (0xCB)	Reserved	_	_	-	-	-	_	_	_	
(0xCB) (0xCA)	Reserved	_	_	-	_	-	_	_		
(0xC9)	Reserved				_		_		_	
(0xC9) (0xC8)	ROCR	ROCS	_	-	-		RSCDEN	RSCWIF	RSCWIE	
(0xC7)	Reserved	-	_		_		-	-	-	
(0xC6)	Reserved	_	-	-	-	-	_	_	-	
(0xC5)	Reserved	_			_		_			
(0xC4)	Reserved		_		_		_		_	
(0xC4)	Reserved	_	_		_		_	_	_	
(0xC2)	Reserved				_					
(0xC1)	Reserved	_	_	_	_		_	_	_	
(0xC0)	Reserved		_	_	_	_	_		_	
(



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBF)	Reserved	-	-	-	-	-	-	-	-	i ugo
(0xBE)	Reserved	_	_	_	-	_	_	_	-	
(0xBD)	Reserved	_	_	_	_	_	-	_	_	
(0xBC)	Reserved	_	_	_	_	_	_	_	_	
(0xBB)	Reserved	-	-	-	-	-	-	-	-	
(0xBA)	Reserved	-	-	-	-	-	-	-	-	
(0xB9)	Reserved	-	-	-	-	-	-	-	-	
(0xB8)	Reserved	-	-	-	-	-	-	-	-	
(0xB7)	Reserved	-		-	-	-	-	-	-	
(0xB6)	Reserved	-	-	-	-	-	-	-	-	
(0xB5)	Reserved	-	-	-	-	-	-	-	-	
(0xB4)	Reserved	-	-	-	-	-	-	-	-	
(0xB3)	Reserved	-	-	-	-	-	-	-	-	
(0xB2)	Reserved	_	-	-	-	-	-	-	-	
(0xB1)	Reserved	-	-	-	-	-	-	-	-	
(0xB0)	Reserved	-	-	-	-	-	-	-	-	
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xAD) (0xAC)	Reserved	-		-	-	-	_	_	-	
(0xAC) (0xAB)	Reserved									
(0xAB)	Reserved			_	_	_				
(0xAA) (0xA9)	Reserved			_	_	_	_	_	-	
(0xA8)	Reserved	_		_	_	_	_	_	_	
(0xA7)	Reserved	_	_	_	_	_	_	_	-	
(0xA6)	Reserved	_	_	_	-	_	_	_	_	
(0xA5)	Reserved	_	-	_	-	-	-	_	-	
(0xA4)	Reserved	-	-	-	-	-	-	-	-	
(0xA3)	Reserved	-	-	-	-	-	-	-	-	
(0xA2)	Reserved	-	-	-	-	-	-	-	-	
(0xA1)	Reserved	-	-	-	-	-	-	-	-	
(0xA0)	Reserved	-	-	-	-	-	_	-	-	
(0x9F)	Reserved	-	-	-	-	-	-	-	-	
(0x9E)	Reserved	-	-	-	-	-	-	-	-	
(0x9D)	Reserved	-	-	-	-	-	-	-	-	
(0x9C)	Reserved	_	_	-	-	-	_	-	-	
(0x9B)	Reserved	-	-	-	-	-	-	-	-	
(0x9A)	Reserved	-	_	-	_	-	_	-	-	
(0x99)	Reserved	-	-	-	-	-	-	-	-	
(0x98) (0x97)	Reserved Reserved		_	_	_	_	_	_	-	
(0x97) (0x96)	Reserved			_	_					
(0x95)	Reserved	_	_	_	_	_	_	_	_	
(0x94)	Reserved	_	_	_	_	_	-	_	-	
(0x93)	Reserved	_	_	_	_	_	_	_	_	
(0x92)	Reserved	-	-	-	-	-	-	-	-	
(0x91)	Reserved	-	-	-	-	-	-	-	-	
(0x90)	Reserved	-	-	-	-	_	_	_	-	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8E)	Reserved	-	-	-	-	-	-	-	-	
(0x8D)	Reserved	-	-	-	-	-	-	-	-	
(0x8C)	Reserved	_	-	-	-	-	_	-	-	
(0x8B)	Reserved	-	-	-	-	-	-	-	-	
(0x8A)	Reserved	-	-	-	-	-	-	-	-	
(0x89)	OCR1B					out Compare Reg				
(0x88)	OCR1A					out Compare Reg				
(0x87)	Reserved	-	-	-	-	-	-	-	-	
(0x86)	Reserved	-	-		-	-	–	-	-	
(0x85)	TCNT1H	<u> </u>				Inter Register Hig				
(0x84)	TCNT1L Reserved		-			unter Register Lov				
(0x83) (0x82)	Reserved	-	-	-			-			
(0x82) (0x81)	TCCR1B		_	_	-	_	 CS12	 CS11	 CS10	
(0x81)	TCCR1A	TCW1	ICEN1	ICNC1	ICES1	ICS1	-	-	WGM10	
(0x00) (0x7F)	Reserved	-	-	-	-	-			-	
(0x7E)	DIDR0	_	-	_	-	_	-	_	PB0DID	
(=)										ł



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7D)	Reserved	-	-	-	-	-	-	-	-	i ugo
(0x7C)	Reserved	_		_	_	_		_		
(0x7B)	Reserved	_	_	_	_	_	_	_	_	
(0x7A)	ADCSRA	ADEN	ADSC	_	ADIF	ADIE	_	ADMUX1	ADMUX0	
(0x79)	ADCH	-	-	_	-	-	_	ADC9	ADC8	
(0x78)	ADCL					C[7:0]	1	1.200	1.000	
(0x77)	Reserved	_	-	_	_	-	_	_	_	
(0x76)	Reserved	_	_	_	_	_	_	_	_	
(0x75)	Reserved	-	-	_	-	-	-	-	-	
(0x74)	Reserved	-	-	-	-	-	-	-	-	
(0x73)	Reserved	_	-	-	-	-	-	-	-	
(0x72)	Reserved	_	_	_	_	_	_	_	_	
(0x71)	Reserved	-	-	-	-	-	-	-	-	
(0x70)	Reserved	-	-	-	-	-	-	-	-	
(0x6F)	TIMSK1	-	-	-	-	ICIE1	OCIE1B	OCIE1A	TOIE1	
(0x6E)	TIMSK0	-	-	-	-	ICIE0	OCIE0B	OCIE0A	TOIE0	
(0x6D)	Reserved	-	-	-	-	-	-	-	-	
(0x6C)	Reserved	-	-	-	-	-	-	-	-	
(0x6B)	Reserved	-	-	-	-	-	-	-	-	
(0x6A)	Reserved	-	-	-	-	-	-	-	-	
(0x69)	EICRA	-	-	-	-	ISC11	ISC10	ISC01	ISC00	
(0x68)	Reserved	-	-	-	-	_	-	-	-	
(0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	FOSCCAL				Fast Oscillator C	alibration Registe				
(0x65)	Reserved	-	-	-	-	-	-	-	-	
(0x64)	PRR0	-	_	PRVRM	-	PRSPI	PRTIM1	PRTIM0	PRADC	
(0x63)	Reserved	-	-	-	-	-	-	-	-	
(0x62)	Reserved	-	-	-	-	-	-	-	-	
(0x61)	CLKPR	CLKPCE	-	-	-	-	-	CLKPS1	CLKPS0	
(0x60)	WDTCSR	WDIF	WDIE T	WDP3 H	WDCE S	WDE V	WDP2 N	WDP1	WDP0 C	
0x3F (0x5F) 0x3E (0x5E)	SREG SPH	I SP15	SP14	SP13	SP12	V SP11	SP10	Z SP9	SP8	
0x3D (0x5D)	SPH	SP15	SP14 SP6	SP13 SP5	SP12 SP4	SP11 SP3	SP10	SP9 SP1	SP0	
0x3C (0x5C)	Reserved	-	-	-	-	-	-	-		
0x3B (0x5B)	Reserved	_		_	_	_	_	_		
0x3A (0x5A)	Reserved	_		_	_	_	_	_	_	
0x39 (0x59)	Reserved	_	_	_	_	_	_	_	_	
0x38 (0x58)	Reserved	_	_	_	_	_	_	_	_	
0x37 (0x57)	SPMCSR	_	_	SIGRD	СТРВ	RFLB	PGWRT	PGERS	SPMEN	
0x36 (0x56)	Reserved	-	-	-	-	-	-	-	-	
0x35 (0x55)	MCUCR	_	-	CKOE	PUD	-	-	-	-	
0x34 (0x54)	MCUSR	_	_	_	OCDRF	WDRF	_	EXTRF	PORF	
0x33 (0x53)	SMCR	-	-	-	-	SM2	SM1	SM0	SE	
0x32 (0x52)	Reserved	-	-	-	-	-	-	-	-	
0x31 (0x51)	DWDR			-	debugWIRE	Data Register	_	_		
0x30 (0x50)	Reserved	-	-	-	-	-	-	-	-	
0x2F (0x4F)	Reserved	-	-	-	-	-	-	-	-	
0x2E (0x4E)	Reserved	_	_	-	-	-	-	-	-	
0x2D (0x4D)	Reserved	-	-	-	-	-	-	-	-	
0x2C (0x4C)	Reserved	-	-	-	-	-	-	-	-	
0x2B (0x4B)	GPIOR2					se I/O Register 2				
0x2A (0x4A)	GPIOR1			_		se I/O Register 1				
0x29 (0x49)	OCR0B				er/Counter0 - Out					
0x28 (0x48)	OCR0A				er/Counter0 - Out					
0x27 (0x47)	TCNT0H				er/Counter0 - Cou					
0x26 (0x46)	TCNT0L				er/Counter0 - Cou			0001	0000	
0x25 (0x45)	TCCR0B	– TCW0	- ICEN0	- ICNC0	- ICES0	- ICS0	CS02	CS01	CS00 WGM00	
0x24 (0x44) 0x23 (0x43)	TCCR0A GTCCR	TSM	ICENU -	- ICNC0	ICES0 -	-	-		PSR	
0x23 (0x43) 0x22 (0x42)		- I SM	_	_	_	_	-	-	- PSR	
0x22 (0x42) 0x21 (0x41)	Reserved EEARL	-	_	_		- Idress Register	_	-	_	
0x21 (0x41) 0x20 (0x40)	EEDR	l				Data Register				
0x20 (0x40) 0x1F (0x3F)	EECR	-	-	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE	
0x1E (0x3E)	GPIOR0					se I/O Register 0			LLINE	
0x1D (0x3D)	EIMSK	-	-	_	-		-	INT1	INT0	
0x1C (0x3C)	EIFR	_	_	_	-	_	_	INTF1	INTFO	
0.10 (0.00)										I]



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	Reserved	-	-	-	-	-	-	-	-	
0x1A (0x3A)	Reserved	-	-	-	-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	OSICSR	_	-	-	OSISEL0	-	-	OSIST	OSIEN	
0x16 (0x36)	TIFR1	-	-	-	-	ICF1	OCF1B	OCF1A	TOV1	
0x15 (0x35)	TIFR0	-	-	-	-	ICF0	OCF0B	OCF0A	TOV0	
0x14 (0x34)	Reserved	-	-	-	-	-	-	-	-	
0x13 (0x33)	Reserved	-	-	-	-	-	-	-	-	
0x12 (0x32)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x31)	Reserved	-	-	-	-	-	-	-	-	
0x10 (0x30)	Reserved	-	-	-	-	-	-	-	-	
0x0F (0x2F)	Reserved	-	-	-	-	-	-	-	-	
0x0E (0x2E)	Reserved	-	-	-	-	-	-	-	-	
0x0D (0x2D)	Reserved	-	-	-	-	-	-	-	-	
0x0C (0x2C)	Reserved	-	-	-	-	-	-	-	-	
0x0B (0x2B)	Reserved	-	-	-	-	-	-	-	-	
0x0A (0x2A)	Reserved	-	-	-	-	-	-	-	-	
0x09 (0x29)	Reserved	-	-	-	-	-	-	-	-	
0x08 (0x28)	PORTC	-	-	-	-	-	-	PORTC1	PORTC0	
0x07 (0x27)	Reserved	-	-	-	-	-	-	-	-	
0x06 (0x26)	PINC	-	-	-	-	-	-	PINC1	PINC0	
0x05 (0x25)	PORTB	-	-	-	-	-	PORTB2	PORTB1	PORTB0	
0x04 (0x24)	DDRB	-	-	-	-	-	DDB2	DDB1	DDB0	
0x03 (0x23)	PINB	-	-	-	-	-	PINB2	PINB1	PINB0	
0x02 (0x22)	Reserved	-	-	-	-	-	-	-	-	
0x01 (0x21)	Reserved	-	-	-	-	-	-	-	-	
0x00 (0x20)	Reserved	-	-	-	-	-	-	-	-	

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

2. I/O registers within the address range \$00 - \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.

- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega4HVD/8HVD is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$FF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.



6. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND I	OGIC INSTRUCTION	S			•
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	$Rdh:Rdl \leftarrow Rdh:Rdl + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUC					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Direct Subroutine Call		None	4
RET		Subroutine Return		None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd - K if (Rr(b)=0) PC \leftarrow PC + 2 or 3	Z, N,V,C,H	
SBRC SBRS	Rr, b Rr, b	Skip if Bit in Register Cleared Skip if Bit in Register is Set	if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$ if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None None	1/2/3 1/2/3
SBIC	P, b		if $(P(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set	if $(P(b)=0) PC \leftarrow PC + 2 \text{ or } 3$ if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then $PC \leftarrow PC + 2$ or 3 if (SREG(s) = 1) then $PC \leftarrow PC + k + 1$	None	1/2/3
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC+k + 1$	None	1/2
BREQ	k k	Branch if Equal	if $(Z = 1)$ then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if $(N \oplus V=1)$ then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if $(T = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1/2
			/		



Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC \leftarrow PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if ($I = 0$) then PC \leftarrow PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				-
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable		1	1
CLI		Global Interrupt Disable	← 0	Î	1
SES		Set Signed Test Flag	<u>S ← 1</u>	S	1
CLS		Clear Signed Test Flag	S ← 0	S V	1
SEV		Set Twos Complement Overflow. Clear Twos Complement Overflow	V ← 1	V	1
CLV			$\vee \leftarrow 0$	Т	1
SET		Set T in SREG		Т	1
CLT SEH		Clear T in SREG	$\begin{array}{c} T \leftarrow 0 \\ H \leftarrow 1 \end{array}$	Н	1
CLH		Set Half Carry Flag in SREG Clear Half Carry Flag in SREG	$\begin{array}{c} \neg \leftarrow \neg \\ H \leftarrow 0 \end{array}$	<u>н</u>	1
DATA TRANSFER	NETRUCTIONS	Clear Hair Carry Hay In SILES	II C U	11	1
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd \leftarrow Rr + 1:Rr$	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
		Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
1.1.3		Load indirect and Fost-Inc.	$Ru \leftarrow (A), A \leftarrow A \neq I$		2
LD	Rd, X+	Load Indiract and Pro-Doc	$Y \neq Y = 1$ Pd $\neq (Y)$		2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD LD	Rd, - X Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None None	2
LD LD LD	Rd, - X Rd, Y Rd, Y+	Load Indirect Load Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \end{array}$	None None None	2 2
LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$ \begin{array}{c} Rd \leftarrow (Y) \\ \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \\ \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \end{array} $	None None None None	2 2 2
LD LD LD LD LDD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement	$\begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \end{array}$	None None None None None	2 2 2 2 2
LD LD LD LD LDD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect	$\begin{array}{c} Rd \leftarrow (Y) \\ \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ \\ \\ Rd \leftarrow (Y + q) \\ \\ \\ Rd \leftarrow (Z) \end{array}$	None None None None None None	2 2 2 2 2 2 2
LD LD LD LD LDD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Load Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (Y) \\ \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ \\ \\ Rd \leftarrow (Y + q) \\ \\ \\ Rd \leftarrow (Z) \\ \\ \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \end{array}$	None None None None None None None None None	2 2 2 2 2 2 2 2 2
LD LD LD LD LDD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z Rd, Z+ Rd, -Z	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LDD LD LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z+ Rd, -Z Rd, Z+q	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement	$\begin{array}{c} Rd \leftarrow (Y) \\ & Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ & Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ & Rd \leftarrow (Y + q) \\ & Rd \leftarrow (Z) \\ & Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ & Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ & Rd \leftarrow (Z + q) \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LDD LD LD LD LDD LDD LDS	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z+ Rd, -Z Rd, Z+q Rd, k	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM	$\begin{array}{c} Rd \leftarrow (Y) \\ & Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ & Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ & Rd \leftarrow (Y + q) \\ & Rd \leftarrow (Z) \\ & Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ & Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ & Rd \leftarrow (Z + q) \\ & Rd \leftarrow (K) \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LDD LD LD LD LDD LDS ST	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect	$\begin{array}{c} Rd \leftarrow (Y) \\ & Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ & Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ & Rd \leftarrow (Y + q) \\ & Rd \leftarrow (Z) \\ & Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ & Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ & Rd \leftarrow (Z + q) \\ & Rd \leftarrow (Z + q) \\ & Rd \leftarrow (k) \\ & (X) \leftarrow Rr \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LDD LDD LD LD LD LDD LDS ST ST	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \hline Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y + q) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ \hline Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z + q) \\ \hline Rd \leftarrow (Z + q) \\ \hline Rd \leftarrow (k) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr, X \leftarrow X + 1 \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LDD LD LD LD LD LDD LDS ST ST ST	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow (Y) \\\\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\\\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\\\ Rd \leftarrow (Y + q) \\\\ Rd \leftarrow (Z) \\\\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\\\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\\\ Rd \leftarrow (Z + q) \\\\ Rd \leftarrow (Z + q) \\\\ Rd \leftarrow (Z + q) \\\\ Rd \leftarrow (K) \\\\ (X) \leftarrow Rr \\\\ X \leftarrow X + 1 \\\\ X \leftarrow X - 1, (X) \leftarrow Rr \\\end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LDD LD LD LD LD LDD LDS ST ST ST ST	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, k X, Rr X+, Rr - X, Rr Y, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow (Y) \\ & Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ & Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ & Rd \leftarrow (Y + q) \\ & Rd \leftarrow (Z) \\ & Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ & Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ & Rd \leftarrow (Z + q) \\ & Rd \leftarrow (Z + q) \\ & Rd \leftarrow (Z + q) \\ & Rd \leftarrow (k) \\ & (X) \leftarrow Rr \\ & (X) \leftarrow Rr \\ & (X) \leftarrow Rr \\ & Y \leftarrow X - 1, (X) \leftarrow Rr \\ & (Y) \leftarrow Rr \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LDD LDD LD LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, Y+ Rd, Y+ Rd, Z Rd, Z Rd, Z+ Rd, Z+ Rd, -Z Rd, Z+ Rd, k X, Rr X+, Rr - X, Rr Y, Rr Y+, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect from SRAM Store Indirect Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ & Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ & Rd \leftarrow (Y + q) \\ & Rd \leftarrow (Z) \\ & Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ & Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ & Rd \leftarrow (Z + q) \\ & Rd \leftarrow (Z + q) \\ & Rd \leftarrow (X + q) \\ & Rd \leftarrow (X) \\ & (X) \leftarrow Rr \\ & (X) \leftarrow Rr \\ & (X) \leftarrow Rr \\ & (Y) \leftarrow Rr , Y \leftarrow Y + 1 \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LDD LD LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, K X, Rr X, Rr X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect of Pre-Dec. Load Indirect from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q) \\ Rd \leftarrow (X + q) \\ Rd \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ X \leftarrow X - 1, (X) \leftarrow Rr \\ Y \leftarrow Y - Rr \\ Y \leftarrow Y - Y + 1 \\ Y \leftarrow Y - Y + 1 \\ Y \leftarrow Y - I, (Y) \leftarrow Rr \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LDD LD LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y, Rr Y+, Rr -Y, Rr Y+q, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect with Displacement	$\begin{array}{c} Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \\ Y \leftarrow Y - Rr \\ Y \leftarrow Y - Y + 1 \\ Y \leftarrow Y - Y + 1 \\ Y \leftarrow Y - I, (Y) \leftarrow Rr \\ Y + q \leftarrow Rr \\ Y + q \leftarrow Rr \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LDD LD LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr Z, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Indirect from SRAM Store Indirect Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow (Y) \\ & Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ & Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ & Rd \leftarrow (Y + q) \\ & Rd \leftarrow (Z) \\ & Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ & Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ & Rd \leftarrow (Z + q) \\ & Rd \leftarrow (Z + q) \\ & Rd \leftarrow (K) \\ & (X) \leftarrow Rr \\ & (X) \leftarrow Rr \\ & (X) \leftarrow Rr \\ & (Y) \leftarrow Rr \\ & (Y + q) \leftarrow Rr \\ & (Y + q) \leftarrow Rr \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LDD LD LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z Rd, Z+ Rd, Z- Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr Z+, Rr Z+, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect from SRAM Store Indirect Store Indirect and Pre-Dec. Store Indirect stand Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \hline Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y + q) \\ \hline Rd \leftarrow (Z), \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ \hline Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z + q) \\ \hline Rd \leftarrow (Z + q) \\ \hline Rd \leftarrow (K) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr, X \leftarrow X + 1 \\ \hline X \leftarrow X - 1, (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \\ \hline (Y + q) \leftarrow Rr \\ \hline (Z) \leftarrow Rr \\ \hline (Z) \leftarrow Rr \\ \hline (Z) \leftarrow Rr, Z \leftarrow Z + 1 \\ \hline \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LDD LD LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Z Rd, Z Rd, Z+ Rd, Z Rd, Z+ Rd, Z Rd, Z+ Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr Z+, Rr Z+, Rr - Z, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \hline Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y + q) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ \hline Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z + q) \\ \hline Rd \leftarrow (Z + q) \\ \hline Rd \leftarrow (K) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr, X \leftarrow X + 1 \\ \hline X \leftarrow X - 1, (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \\ \hline (Y + q) \leftarrow Rr \\ \hline (Z) \leftarrow Rr \\ \hline (R) \hline (R) \\ \hline (R) \hline (R) \\ \hline (R) \\ \hline (R) \hline (R) \hline (R) \hline (R) \\ \hline (R) \hline (R) \hline (R) \hline (R) \\ \hline (R) \hline $	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LDD LD LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Z Rd, Z Rd, Z+ Rd, Z Rd, Z+ Rd, Z- Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr Y+q, Rr Z+, Rr Z+, Rr Z+, Rr Z+q, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect ond Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect with Displacement	$\begin{array}{c} Rd \leftarrow (Y) \\\\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\\\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\\\ Rd \leftarrow (Y + q) \\\\\\ Rd \leftarrow (Z) \\\\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\\\\\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\\\\\ Rd \leftarrow (Z + q) \\\\\\ Rd \leftarrow (Z + q) \\\\\\ Rd \leftarrow (Z + q) \\\\\\ Rd \leftarrow (X) \\\\\\ K) \leftarrow Rr \\\\\\ X \leftarrow X - 1, X \leftarrow X + 1 \\\\\\ X \leftarrow X - 1, (X) \leftarrow Rr \\\\\\ Y \leftarrow X - X + 1, (X) \leftarrow Rr \\\\\\ Y \leftarrow Rr \\\\\\ Y \leftarrow Y + 1, (Y) \leftarrow Rr \\\\\\ Y \leftarrow Y - Y - Y + 1 \\\\\\\\ Y \leftarrow Y - Y - Y, Y \leftarrow Y + 1 \\\\\\\\ Y \leftarrow Y - Y - Y \\\\\\\\ Y \leftarrow Y - Y \\\\\\\\ Z \leftarrow Rr \\\\\\ Z \leftarrow Z - 1, (Z) \leftarrow Rr \\\\\\\\ Z \leftarrow Z + Q \\\\\\\\ Rr \\\\\\\\\\ Z \leftarrow Rr \\\\\\\\\\ Z \leftarrow Rr \\\\\\\\\\ Z \leftarrow Rr \\\\\\\\\\ Z \leftarrow Rr \\\\\\\\\\\\ Z \leftarrow Rr \\\\\\\\\\\\\\ Z \leftarrow Rr \\\\\\\\\\\\\\\\\\ Z \leftarrow Rr \\$	None None </td <td>2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td>	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LDD LD LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Z Rd, Z Rd, Z+ Rd, Z Rd, Z+ Rd, Z Rd, Z+ Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr Z+, Rr Z+, Rr - Z, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect ond Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect to SRAM	$\begin{array}{c c} Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \hline Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y + q) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ \hline Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z + q) \\ \hline Rd \leftarrow (K) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \\ \hline (Z) \hline (Z) \hline Rr \\ \hline Rr \hline Rr \hline Rr \hline Rr \hline Rr \hline Rr \hline $	None None </td <td>2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td>	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Z Rd, Z Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr Z+q, Rr Z+, Rr Z+, Rr Z+, Rr Z+q, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect ond Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect to SRAM Load Program Memory	$\begin{array}{c c} Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \hline Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y + q) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ \hline Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z + q) \\ \hline Rd \leftarrow (X + q) \\ \hline Rd \leftarrow (K) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \\ \hline (Z) \leftarrow Rr \\ \hline (K) \leftarrow Rr \\ \hline (K) \leftarrow Rr \\ \hline Rn \\ \hline (Z) \leftarrow Rr \\ \hline (Z) \hline$	None None </td <td>2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td>	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Z Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, R, Z Rd, R, R X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr Z+, Rr -Z, Rr Z+q, Rr k, Rr Rd, Z	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Indirect ond Pre-Dec. Load Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect to SRAM Load Program Memory <	$\begin{array}{c c} Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \hline Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y + q) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ \hline Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z + q) \\ \hline Rd \leftarrow (X + q) \\ \hline Rd \leftarrow (K) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \\ \hline (Z) \hline R \hline Rr \\ \hline (Z) \hline Rr \hline R$	None None </td <td>2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td>	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Z Rd, Z Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, Z+ Rd, K X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr Z+q, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect ond Pre-Dec. Load Indirect with Displacement Load Indirect ond Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect ton SRAM Load Program Memory Load Program Memory Load Program Memory Load Program Memory and Post-Inc	$\begin{array}{c c} Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \hline Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y + q) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ \hline Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z + q) \\ \hline Rd \leftarrow (X + q) \\ \hline Rd \leftarrow (K) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \\ \hline (Z) \leftarrow Rr \\ \hline (K) \hline ($	None None </td <td>2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td>	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD LD	Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Z Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, R, Z Rd, R, R X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr Z+, Rr -Z, Rr Z+q, Rr k, Rr Rd, Z	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Indirect ond Pre-Dec. Load Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect to SRAM Load Program Memory <	$\begin{array}{c c} Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \hline Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y + q) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ \hline Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z + q) \\ \hline Rd \leftarrow (X + q) \\ \hline Rd \leftarrow (K) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \\ \hline (Z) \hline R \hline Rr \\ \hline (Z) \hline Rr \hline R$	None None </td <td>2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td>	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2



Mnemonics	Operands	Description	Operation	Flags	#Clocks					
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2					
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2					
MCU CONTROL INSTRUCTIONS										
NOP		No Operation		None	1					
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1					
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1					
BREAK		Break	For On-chip Debug Only	None	N/A					



7. Ordering Information

7.1 ATmega4HVD

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
1 - 4 MHz	2.0 - 2.4V	ATmega4HVD-4MX	18M1	-20 - 85°C

Note: This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

	Package Type						
18M1	18-pad (Staggered Dual-row) 6.5 x 3.5 x 0.80 mm Body. 3.20 x 2.00 mm Exposed Pad, (MLF)						



7.2 ATmega8HVD

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
1 - 4 MHz	2.0 - 2.4V	ATmega8HVD-4MX	18M1	-20 - 85°C


Note: This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

Package Type	
18M1	18-pad (Staggered Dual-row) 6.5 x 3.5 x 0.80 mm Body. 3.20 x 2.00 mm Exposed Pad, (MLF)



8. Packaging Information

8.1 18M1





9. Errata

9.1 ATmega4HVD

9.1.1 All revisions

No known errata.

9.2 ATmega8HVD

9.2.1 All revisions

No known errata.



10. Datasheet Revision History

10.1 Rev. B - 09/08

1. Updated Table 20-2 on page 110 and Table 20-3 on page 111 in the Register summary of section of "Battery Protection" on page 104.

10.2 Rev.A - 09/08

1. Initial revision.





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com Technical Support avr@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, AVR[®] and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.