




**AO4492L**

**N-Channel Enhancement Mode Field Effect Transistor**

General Description	Features
<p>The AO4492L uses advanced trench technology to provide excellent <math>R_{DS(ON)}</math> with low gate charge. This device is suitable for high side switch in SMPS and general purpose applications.</p> <p>- RoHS Compliant - Halogen Free</p>	<p><math>V_{DS}</math> (V) = 30V  <math>I_D</math> = 13A (<math>V_{GS} = 10V</math>)  <math>R_{DS(ON)} &lt; 9.5m\Omega</math> (<math>V_{GS} = 10V</math>)  <math>R_{DS(ON)} &lt; 14m\Omega</math> (<math>V_{GS} = 4.5V</math>)</p> <p><b>100% UIS Tested!</b> <b>100% <math>R_g</math> Tested!</b></p>



**Absolute Maximum Ratings**  $T_A=25^\circ C$  unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DS}$	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current	$I_D$	$T_C=25^\circ C$	13
		$T_C=70^\circ C$	11
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	100	A
Avalanche Current <sup>C</sup>	$I_{AR}$	20	A
Repetitive avalanche energy $L=0.1mH$ <sup>C</sup>	$E_{AR}$	20	mJ
Power Dissipation <sup>B</sup>	$P_D$	$T_C=25^\circ C$	3.1
		$T_C=70^\circ C$	2
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	$^\circ C$

**Thermal Characteristics**

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	31	40	$^\circ C/W$
Maximum Junction-to-Ambient <sup>A,D</sup>		Steady-State	59	75
Maximum Junction-to-Lead	$R_{\theta JL}$	16	24	$^\circ C/W$

Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}$ , $V_{GS}=0\text{V}$	30			V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}$ , $V_{GS}=0\text{V}$			1	$\mu\text{A}$
		$T_J=55^\circ\text{C}$			5	
$I_{GSS}$	Gate-Body leakage current	$V_{DS}=0\text{V}$ , $V_{GS}=\pm 20\text{V}$			$\pm 100$	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=250\mu\text{A}$	1.2	1.7	2.2	V
$I_{D(ON)}$	On state drain current	$V_{GS}=10\text{V}$ , $V_{DS}=5\text{V}$	100			A
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}$ , $I_D=13\text{A}$		7.6	9.5	m $\Omega$
		$T_J=125^\circ\text{C}$		11	13	
		$V_{GS}=4.5\text{V}$ , $I_D=11\text{A}$		11	14	m $\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS}=5\text{V}$ , $I_D=13\text{A}$		43		S
$V_{SD}$	Diode Forward Voltage	$I_S=1\text{A}$ , $V_{GS}=0\text{V}$		0.74	1	V
$I_S$	Maximum Body-Diode Continuous Current				3	A
<b>DYNAMIC PARAMETERS</b>						
$C_{iss}$	Input Capacitance	$V_{GS}=0\text{V}$ , $V_{DS}=15\text{V}$ , $f=1\text{MHz}$	600	750	980	pF
$C_{oss}$	Output Capacitance		200	245	365	pF
$C_{riss}$	Reverse Transfer Capacitance		40	70	100	pF
$R_g$	Gate resistance	$V_{GS}=0\text{V}$ , $V_{DS}=0\text{V}$ , $f=1\text{MHz}$	0.4	0.8	1.4	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}$ , $V_{DS}=15\text{V}$ , $I_D=13\text{A}$	9	11.5	14	nC
$Q_g(4.5\text{V})$	Total Gate Charge		4	5	6	nC
$Q_{gs}$	Gate Source Charge		1.6	2	2.4	nC
$Q_{gd}$	Gate Drain Charge		1.5	2.5	3.5	nC
$t_{D(on)}$	Turn-On Delay Time	$V_{GS}=10\text{V}$ , $V_{DS}=15\text{V}$ , $R_L=1.2\Omega$ , $R_{GEN}=3\Omega$		5		ns
$t_r$	Turn-On Rise Time			3		ns
$t_{D(off)}$	Turn-Off Delay Time			18		ns
$t_f$	Turn-Off Fall Time			3		ns
$t_{rr}$	Body Diode Reverse Recovery Time	$I_F=13\text{A}$ , $dI/dt=500\text{A}/\mu\text{s}$	9	11	13	ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	$I_F=13\text{A}$ , $dI/dt=500\text{A}/\mu\text{s}$	18	23	28	nC

A. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The value in any given application depends on the user's specific board design.

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}=150^\circ\text{C}$ , using  $\leq 10\text{s}$  junction-to-ambient thermal resistance.

C. Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}=150^\circ\text{C}$ . Ratings are based on low frequency and duty cycles to keep initial  $T_J=25^\circ\text{C}$ .

D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to lead  $R_{\theta JL}$  and lead to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using  $<300\mu\text{s}$  pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, assuming a maximum junction temperature of  $T_{J(MAX)}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating.


Rev0 : Dec-08

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.


**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




**Fig 1: On-Region Characteristics (Note E)**




**Figure 2: Transfer Characteristics (Note E)**




**Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)**



**Figure 4: On-Resistance vs. Junction Temperature (Note E)**



**Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)**



**Figure 6: Body-Diode Characteristics (Note E)**

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 12: Single Pulse Avalanche capability (Note C)




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS








Figure 16: Normalized Maximum Transient Thermal Impedance (Note F)



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

