Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

DESCRIPTION

The M35071-XXXSP/FP is a character pattern display control IC can display on the CRT display the liquid crystal display and the plasma display. It can display 2 pages (24 characters ✕ 12 lines per 1 page) at the same time. It uses a silicon gate CMOS process and it housed in a 20-pin shrink DIP package (M35071-XXXSP) or a 20-pin shrink SOP package (M35071-XXXFP).

For M35071-002SP/FP that is a standard ROM version of M35071-XXXSP/FP respectively, the character pattern is also mentioned.

FEATURES

- Screen composition .... 24 characters ✕12 lines ✕ 2 pages
- Number of characters displayed .... 288 (Max.) ✕ 2 pages
- Character composition .... 12 ✕ 18 dot matrix
- Characters available .... page 0 : 256 characters
  page 1 : 128 characters
- Character sizes available .... 4 (vertic al) ✕ 2 (horizontal)
- Display locations available
  Horizontal direction .... 2007 locations
  Vertical direction .... 1023 locations
- Blinking .... Character units
  Cycle : division of vertical synchronization signal into 32 or 64
  Duty : 25%, 50%, or 75%
- Data input .... By the I^{2}C-BUS serial input function
- Coloring
  Character color .... Character unit
  Background coloring .... Character unit
  Border (shadow) coloring .... 8 colors (RGB output)
  Specified by register
  Raster coloring .... 8 colors (RGB output)
  Specified by register
- Blanking
  Character size blanking
  Border size blanking
  Matrix-outline blanking
  All blanking (all raster area)
- Output ports
  4 shared output ports (toggled between RGB output)
  4 dedicated output ports
- Display RAM erase function
- Display input frequency range .... F_{OSC} = 20MHz to 90MHz
- Horizontal synchronous input frequency
  .... H.sync = 15 kHz to 130 kHz
- Display oscillation stop function

APPLICATION

CRT display, Liquid crystal display, Plasma display

PIN CONFIGURATION (TOP VIEW)

Outline 20P4B

```
CPOUT ←  1          20  VDD2
Vss2     2          19  ← VERT
AC   →   3          18  ← HOR
TEST →   4   M35071 17  → P5/B
SCL  →   5   -XXXSP 16  → P4
SDA  ↔   6          15  → P3/G
TCK  →   7          14  → P2
VDD1     8          13  → P1/R
P6   ←   9          12  → P0/BLNK0
P7   ←  10          11  Vss1
```


Outline 20P2Q-A

```
CPOUT ←  1          20  VDD2
Vss2     2          19  ← VERT
AC   →   3          18  ← HOR
TEST →   4   M35071 17  → P5/B
SCL  →   5   -XXXFP 16  → P4
SDA  ↔   6          15  → P3/G
TCK  →   7          14  → P2
VDD1     8          13  → P1/R
P6   ←   9          12  → P0/BLNK0
P7   ← 10           11  Vss1
```

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

PIN DESCRIPTION

Pin Number	Symbol	Pin name	Input/ Output	Function
1	CPOUT	Filter output	Output	Filter output. Connect loop filter to this pin.
2	V$_{SS2}$	Earthing pin	–	Connect to GND.
3	$\overline{AC}$	Auto-clear input	Input	When "L", this pin resets the internal IC circuit. Hysteresis input. Built-in pull-up resistor.
4	TEST	Test input	Input	Test pin. Connect to +5V.
5	SCL	Clock input	Input	SDA pin serial data is taken in when SCL rises. Hysteresis input.
6	SDA	Data I/O	I/O	This is the pin for serial input of display control register and display RAM data. Also, this pin output acknowledge signal. Hysteresis input. Nch opendrain output.
7	TCK	External clock	Input	This is the pin for external clock input.
8	V$_{DD1}$	Power pin	–	Please connect to +5V with the power pin.
9	P6	Port P6 output	Output	This is the output port.
10	P7	Port P7 output	Output	This is the output port.
11	V$_{SS1}$	Earthing pin	–	Please connect to GND using circuit earthing pin.
12	P0/BLNK0	Port P0 output	Output	This pin can be toggled between port pin output and BLNK0 signal output.
13	P1/R	Port P1 output	Output	This pin can be toggled between port pin output and R signal output.
14	P2	Port P2 output	Output	This is the output port.
15	P3/G	Port P3 output	Output	This pin can be toggled between port pin output and G signal output.
16	P4	Port P4 output	Output	This is the output port.
17	P5/B	Port P5 output	Output	This pin can be toggled between port pin output and B signal output.
18	HOR	Horizontal synchro-nous signal input	Input	This pin inputs the horizontal synchronous signal. Hysteresis input.
19	VERT	Vertical synchro-nous signal input	Input	This pin inputs the vertical synchronous signal. Hysteresis input.
20	V$_{DD2}$	Power pin	–	Please connect to +5V with the power pin.

RENESAS
Renesas Technology Corp.

BLOCK DIAGRAM

P0/BLNK0 12
P1/R 13
P3/G 15
P5/B 17
P2 14
P4 16
P6 9
P7 10

Polarity switching circuit

Port output control circuit

VERT 19
HOR 18

Polarity switching circuit

Synchronous signal switching circuit

H counter

Display location detection circuit

Display control circuit

Blinking circuit

CPOUT 1
TCK 7

Clock oscillation circuit display

Timing generator

Reading address control circuit

Shift register

Address control circuit

Display control register

Display RAM 1 (page 1)

Display character ROM 1 (page 1)

Data control circuit

Display RAM 0 (page 0)

Display character ROM 0 (page 0)

Input control circuit

SCL 5
SDA 6
VDD1 8
VDD2 20
VSS1 11
VSS2 2
AC 3
TEST 4

MEMORY CONSTITUTION

Address 000_{16} to $11F_{16}$ are assigned to the display RAM, address 120_{16} to 128_{16} are assigned to the display control registers. The internal circuit is reset and all display control registers (address 120_{16} to 128_{16}) are set to "0" when the $\overline{AC}$ pin level is "L". And then, RAM is not erased and be undefinited. This memory is consisted of 2 pages : page 0 memory and page 1 memory (their addresses are common), page controlled by DAF bit of each address when writing data. For detail, see "Data input". Memory constitution is shown in Figure 1 and 2.

Addresses	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
000_{16}	0	BB	BG	BR	BLINK	B	G	R	C7	C6	C5	C4	C3	C2	C1	C0
001_{16}	0	BB	BG	BR	BLINK	B	G	R	C7	C6	C5	C4	C3	C2	C1	C0
⋮	⋮	Background coloring			Blink-ing	Character color			Character code							
$11E_{16}$	0	BB	BG	BR	BLINK	B	G	R	C7	C6	C5	C4	C3	C2	C1	C0
$11F_{16}$	0	BB	BG	BR	BLINK	B	G	R	C7	C6	C5	C4	C3	C2	C1	C0
120_{16}	0	EXCK0	VJT	DIVS1	DIVS0	DIV10	DIV9	DIV8	DIV7	DIV6	DIV5	DIV4	DIV3	DIV2	DIV1	DIV0
121_{16}	0	RSEL0	PTD7	PTD6	PTD5	PTD4	PTD3	PTD2	PTD1	PTD0	PTC5	PTC4	PTC3	PTC2	PTC1	PTC0
122_{16}	0	RSEL1	SPACE2	SPACE1	SPACE0	HP10	HP9	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0
123_{16}	0	EXCK1	TEST3	TEST2	TEST1	TEST0	VP9	VP8	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
124_{16}	0	TEST9	TEST5	TEST4	DSP11	DSP10	DSP9	DSP8	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0
125_{16}	0	TEST10	VSZ1H1	VSZ1H0	VSZ1L1	VSZ1L0	V1SZ1	V1SZ0	LIN9	LIN8	LIN7	LIN6	LIN5	LIN4	LIN3	LIN2
126_{16}	0	POPUP	VSZ2H1	VSZ2H0	VSZ2L1	VSZ2L0	V18SZ1	V18SZ0	LIN17	LIN16	LIN15	LIN14	LIN13	LIN12	LIN11	LIN10
127_{16}	0	MODE0	TEST12	HSZ20	TEST11	HSZ10	BETA14	TEST8	TEST7	TEST6	FB	FG	FR	RB	RG	RR
128_{16}	0	MODE1	BLINK2	BLINK1	BLINK0	DSPON	STOP	RAMERS	SYAD	BLK1	BLK0	POLH	POLV	VMASK	B/F	BCOL

Fig. 1   Memory constitution (page 0 memory)

Addresses	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
000_{16}	1	BB	BG	BR	BLINK	B	G	R	0	C6	C5	C4	C3	C2	C1	C0
001_{16}	1	BB	BG	BR	BLINK	B	G	R	0	C6	C5	C4	C3	C2	C1	C0
⋮	⋮	Background coloring			Blink-ing	Character color			⋮	Character code						
$11E_{16}$	1	BB	BG	BR	BLINK	B	G	R	0	C6	C5	C4	C3	C2	C1	C0
$11F_{16}$	1	BB	BG	BR	BLINK	B	G	R	0	C6	C5	C4	C3	C2	C1	C0
120_{16}	1	–	–	–	–	–	–	–	–	–	–	–	–	–	–	–
121_{16}	1	–	–	–	–	–	–	–	–	–	–	–	–	–	–	–
122_{16}	1	–	SPACE2	SPACE1	SPACE0	HP10	HP9	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0
123_{16}	1	–	TEST3	TEST2	TEST1	TEST0	VP9	VP8	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
124_{16}	1	–	–	TEST4	DSP11	DSP10	DSP9	DSP8	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0
125_{16}	1	–	VSZ1H1	VSZ1H0	VSZ1L1	VSZ1L0	V1SZ1	V1SZ0	LIN9	LIN8	LIN7	LIN6	LIN5	LIN4	LIN3	LIN2
126_{16}	1	–	VSZ2H1	VSZ2H0	VSZ2L1	VSZ2L0	V18SZ1	V18SZ0	LIN17	LIN16	LIN15	LIN14	LIN13	LIN12	LIN11	LIN10
127_{16}	1	–	TEST12	HSZ20	TEST11	HSZ10	BETA14	TEST8	TEST7	TEST6	FB	FG	FR	RB	RG	RR
128_{16}	1	–	BLINK2	BLINK1	BLINK0	DSPON	TEST13	RAMERS	SYAD	BLK1	BLK0	–	–	–	–	BCOL

Fig. 2　Memory constitution (page 1 memory)

Note: Page 0 and page 1 registers are found in their respective pages. For example, HP10 to HP0 of the page 0 memory sets the horizontal display start position of page 0, whereas HP10 to HP0 (same register name) of the page 1 memory sets the horizontal display start position of page 1. Also, registers common to both page 0 and page 1 are found only in the page 0 memory. For example, PTC0 is the control register of the P0 pin and is found only in the page 0 memory.

SCREEN CONSTITUTION

The screen lines and rows are determined from each address of the display RAM (page 0 and page 1 are common). The screen constitution is shown in Figure 3.

Row / Line	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
1	000_{16}	001_{16}	002_{16}	003_{16}	004_{16}	005_{16}	006_{16}	007_{16}	008_{16}	009_{16}	$00A_{16}$	$00B_{16}$	$00C_{16}$	$00D_{16}$	$00E_{16}$	$00F_{16}$	010_{16}	011_{16}	012_{16}	013_{16}	014_{16}	015_{16}	016_{16}	017_{16}
2	018_{16}	019_{16}	$01A_{16}$	$01B_{16}$	$01C_{16}$	$01D_{16}$	$01E_{16}$	$01F_{16}$	020_{16}	021_{16}	022_{16}	023_{16}	024_{16}	025_{16}	026_{16}	027_{16}	028_{16}	029_{16}	$02A_{16}$	$02B_{16}$	$02C_{16}$	$02D_{16}$	$02E_{16}$	$02F_{16}$
3	030_{16}	031_{16}	032_{16}	033_{16}	034_{16}	035_{16}	036_{16}	037_{16}	038_{16}	039_{16}	$03A_{16}$	$03B_{16}$	$03C_{16}$	$03D_{16}$	$03E_{16}$	$03F_{16}$	040_{16}	041_{16}	042_{16}	043_{16}	044_{16}	045_{16}	046_{16}	047_{16}
4	048_{16}	049_{16}	$04A_{16}$	$04B_{16}$	$04C_{16}$	$04D_{16}$	$04E_{16}$	$04F_{16}$	050_{16}	051_{16}	052_{16}	053_{16}	054_{16}	055_{16}	056_{16}	057_{16}	058_{16}	059_{16}	$05A_{16}$	$05B_{16}$	$05C_{16}$	$05D_{16}$	$05E_{16}$	$05F_{16}$
5	060_{16}	061_{16}	062_{16}	063_{16}	064_{16}	065_{16}	066_{16}	067_{16}	068_{16}	069_{16}	$06A_{16}$	$06B_{16}$	$06C_{16}$	$06D_{16}$	$06E_{16}$	$06F_{16}$	070_{16}	071_{16}	072_{16}	073_{16}	074_{16}	075_{16}	076_{16}	077_{16}
6	078_{16}	079_{16}	$07A_{16}$	$07B_{16}$	$07C_{16}$	$07D_{16}$	$07E_{16}$	$07F_{16}$	080_{16}	081_{16}	082_{16}	083_{16}	084_{16}	085_{16}	086_{16}	087_{16}	088_{16}	089_{16}	$08A_{16}$	$08B_{16}$	$08C_{16}$	$08D_{16}$	$08E_{16}$	$08F_{16}$
7	090_{16}	091_{16}	092_{16}	093_{16}	094_{16}	095_{16}	096_{16}	097_{16}	098_{16}	099_{16}	$09A_{16}$	$09B_{16}$	$09C_{16}$	$09D_{16}$	$09E_{16}$	$09F_{16}$	$0A0_{16}$	$0A1_{16}$	$0A2_{16}$	$0A3_{16}$	$0A4_{16}$	$0A5_{16}$	$0A6_{16}$	$0A7_{16}$
8	$0A8_{16}$	$0A9_{16}$	$0AA_{16}$	$0AB_{16}$	$0AC_{16}$	$0AD_{16}$	$0AE_{16}$	$0AF_{16}$	$0B0_{16}$	$0B1_{16}$	$0B2_{16}$	$0B3_{16}$	$0B4_{16}$	$0B5_{16}$	$0B6_{16}$	$0B7_{16}$	$0B8_{16}$	$0B9_{16}$	$0BA_{16}$	$0BB_{16}$	$0BC_{16}$	$0BD_{16}$	$0BE_{16}$	$0BF_{16}$
9	$0C0_{16}$	$0C1_{16}$	$0C2_{16}$	$0C3_{16}$	$0C4_{16}$	$0C5_{16}$	$0C6_{16}$	$0C7_{16}$	$0C8_{16}$	$0C9_{16}$	$0CA_{16}$	$0CB_{16}$	$0CC_{16}$	$0CD_{16}$	$0CE_{16}$	$0CF_{16}$	$0D0_{16}$	$0D1_{16}$	$0D2_{16}$	$0D3_{16}$	$0D4_{16}$	$0D5_{16}$	$0D6_{16}$	$0D7_{16}$
10	$0D8_{16}$	$0D9_{16}$	$0DA_{16}$	$0DB_{16}$	$0DC_{16}$	$0DD_{16}$	$0DE_{16}$	$0DF_{16}$	$0E0_{16}$	$0E1_{16}$	$0E2_{16}$	$0E3_{16}$	$0E4_{16}$	$0E5_{16}$	$0E6_{16}$	$0E7_{16}$	$0E8_{16}$	$0E9_{16}$	$0EA_{16}$	$0EB_{16}$	$0EC_{16}$	$0ED_{16}$	$0EE_{16}$	$0EF_{16}$
11	$0F0_{16}$	$0F1_{16}$	$0F2_{16}$	$0F3_{16}$	$0F4_{16}$	$0F5_{16}$	$0F6_{16}$	$0F7_{16}$	$0F8_{16}$	$0F9_{16}$	$0FA_{16}$	$0FB_{16}$	$0FC_{16}$	$0FD_{16}$	$0FE_{16}$	$0FF_{16}$	100_{16}	101_{16}	102_{16}	103_{16}	104_{16}	105_{16}	106_{16}	107_{16}
12	108_{16}	109_{16}	$10A_{16}$	$10B_{16}$	$10C_{16}$	$10D_{16}$	$10E_{16}$	$10F_{16}$	110_{16}	111_{16}	112_{16}	113_{16}	114_{16}	115_{16}	116_{16}	117_{16}	118_{16}	119_{16}	$11A_{16}$	$11B_{16}$	$11C_{16}$	$11D_{16}$	$11E_{16}$	$11F_{16}$

✻ The hexadecimal numbers in the boxes show the display RAM address.

Fig. 3   Screen constitution

RENESAS

Renesas Technology Corp.

DISPLAY RAM

Address 000_{16} to $11F_{16}$

DA	Register	Contents		Remarks
		Status	Function	
0	C0	0	Set the displayed ROM character code.	Set display character
		1		
1	C1	0	To write data into page 0 (Note 2), select the data from the ROM characters (256 types) for page 0 and set the character code. To write data into page 1, do the same from the ROM characters (128 types) for page 1.	
		1		
2	C2	0		
		1		
3	C3	0		
		1		
4	C4	0		
		1		
5	C5	0		
		1		
6	C6	0		
		1		
7	C7	0	It should to be fixed to "0" to C7 when page 1 setting (Note 3).	
		1		
8	R	0	(color table below)	Set character color (character unit)
		1		
9	G	0		
		1		
A	B	0		
		1		
B	BLINK	0	Do not blink.	Set blinking See register BLINK2 to BLINK0 (address 128_{16})
		1	Blinking	
C	BR	0	(background color table below)	Set character background (character unit)
		1		
D	BG	0		
		1		
E	BB	0		
		1		

Color table (for R, G, B — registers 8, 9, A):

B	G	R	Color
0	0	0	Black
0	0	1	Red
0	1	0	Green
0	1	1	Yellow
1	0	0	Blue
1	0	1	Magenta
1	1	0	Cyan
1	1	1	White

Background color table (for BR, BG, BB — registers C, D, E):

BB	BG	BR	Color
0	0	0	Black
0	0	1	Red
0	1	0	Green
0	1	1	Yellow
1	0	0	Blue
1	0	1	Magenta
1	1	0	Cyan
1	1	1	White

Notes 1. The display RAM is undefined state at the $\overline{AC}$ pin.
2. The display RAM consists of 2 pages, page 0 and page 1 (common address). The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
3. However, set "1" only when using the "FF_{16}" blank code as the text code.

REGISTERS DESCRIPTION

(1) Address 120₁₆

DA	Register	Status	Function	Remarks
0	DIV0 (Note 3)	Ⓞ / 1	Set division value (multiply value) of horizontal oscillation frequency.	Set display frequency by division value (multiply value) setting. For details, see REGISTER SUPPLYMENTARY DESCRIPTION (1).
1	DIV1 (Note 3)	Ⓞ / 1	$N1 = \sum_{n=0}^{10} (DIVn \times 2^n)$	
2	DIV2 (Note 3)	Ⓞ / 1	N1 : division value (multiply value)	Also, set the display frequency range by registers DIVS0, DIVS1(address 120₁₆), RSEL0(address 121₁₆) and RSEL1(address 122₁₆) in accordance with the display frequency.
3	DIV3 (Note 3)	Ⓞ / 1		
4	DIV4 (Note 3)	Ⓞ / 1		Any of this settings above is required only when EXCK1 = 0, EXCK0 = 1 and EXCK1 = 1, EXCK0 = 1.
5	DIV5 (Note 3)	Ⓞ / 1		
6	DIV6 (Note 3)	Ⓞ / 1		
7	DIV7 (Note 3)	Ⓞ / 1		
8	DIV8 (Note 3)	Ⓞ / 1		
9	DIV9 (Note 3)	Ⓞ / 1		
A	DIV10 (Note 3)	Ⓞ / 1		
B	DIVS0 (Note 3)	Ⓞ / 1	For setting, see REGISTER SUPPLYMENTARY DESCRIPTION (2).	Set display frequency range.
C	DIVS1 (Note 3)	Ⓞ / 1		
D	VJT (Note 3)	Ⓞ	It is used to "0A", normally.	
		1	Alleviates continuous vertical jitters.	
E	EXCK0 (Note 3)	Ⓞ / 1	EXCK1 / EXCK0 / Display clock input table (see below)	Display clock setting See REGISTER SUPPLYMENTARY DESCRIPTION (1) EXCK1 : address123₁₆

Display clock input table (register E):

EXCK1	EXCK0	Display clock input
0	0	External synchronous (external clock)
0	1	Internal synchronous
1	0	Do not set
1	1	External synchronous (internal clock)

Notes 1. The mark ◯ around the status value means the reset status by the "L" level is input to AC̄ pin.
   2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
    3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".

(2) Address 121₁₆

| DA	Register	Contents		Remarks
		Status	Function	
0	PTC0 (Note 3)	⓪	P0 output (port P0).	P0 pin output control.
		1	BLNK0 output.	
1	PTC1 (Note 3)	⓪	P1 output (port P1).	P1 pin output control.
		1	R signal output.	
2	PTC2 (Note 3)	⓪	P2 output (port P2).	P2 pin output control.
		1	Can not be used.	
3	PTC3 (Note 3)	⓪	P3 output (port P3).	P3 pin output control.
		1	G signal output.	
4	PTC4 (Note 3)	⓪	P4 output (port P4).	P4 pin output control.
		1	Can not be used.	
5	PTC5 (Note 3)	⓪	P5 output (port P5).	P5 pin output control.
		1	B signal output.	
6	PTD0 (Note 3)	⓪	"L" output or negative polarity output (BLNK0 output).	P0 pin data control.
		1	"H" output or positive polarity output (BLNK0 output).	
7	PTD1 (Note 3)	⓪	"L" output or negative polarity output (R signal output).	P1 pin data control.
		1	"H" output or positive polarity output (R signal output).	
8	PTD2 (Note 3)	⓪	"L" output.	P2 pin data control.
		1	"H" output.	
9	PTD3 (Note 3)	⓪	"L" output or negative polarity output (G signal output).	P3 pin data control.
		1	"H" output or positive polarity output (G signal output).	
A	PTD4 (Note 3)	⓪	"L" output.	P4 pin data control.
		1	"H" output.	
B	PTD5 (Note 3)	⓪	"L" output or negative polarity output (B signal output).	P5 pin data control.
		1	"H" output or positive polarity output (B signal output).	
C	PTD6 (Note 3)	⓪	"L" output.	P6 pin data control.
		1	"H" output.	
D	PTD7 (Note 3)	⓪	"L" output.	P7 pin data control.
		1	"H" output.	
E	RSEL0 (Note 3)	⓪	For setting, see REGISTER SUPPLYMENTARY DESCRIPTION (2).	Set display frequency range.
		1		

Notes 1. The mark ◯ around the status value means the reset status by the "L" level is input to AC̄ pin.
  2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
  3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".

(3) Address 122_{16}

DA	Register	Contents		Remarks
		Status	Function	
0	HP0	(0)	If HS is the horizontal display start location,	Horizontal display start location is specified using the 11 bits from HP10 to HP0. HP10 to HP0 = (00000000000_2) and (00000100111_2) setting is forbidden.
		1	$HS = T \times \left(\sum\limits_{n=0}^{10} 2^n HP_n + 6 \right)$	
1	HP1	(0)	T : Period of display frequency	
		1	2007 settings are possible.	
2	HP2	(0)		
		1		
3	HP3	(0)		
		1		
4	HP4	(0)		
		1		
5	HP5	(0)		
		1		HS* (shown left) shows horizontal display start location that is register B/$\overline{F}$ (address 128_{16}) = 0 is set.
6	HP6	(0)		
		1		
7	HP7	(0)		
		1		
8	HP8	(0)		
		1		
9	HP9	(0)		
		1		
A	HP10	(0)		
		1		

DA	Register	Status	Function				Remarks
B	SPACE0	(0)	SPACE			Number of Lines and Space <(S) represents space>	Leave one line worth of space in the vertical direction. For example, 6 (S) 6 indicates two sets of 6 lines with a line of spaces between lines 6 and 7. A line is $18 \times N$ horizontal scan lines. N is determined by the character size in the vertical direction
		1	2	1	0		
			0	0	0	12	
C	SPACE1	(0)	0	0	1	1 (S) 10 (S) 1	
		1	0	1	0	2 (S) 8 (S) 2	
			0	1	1	3 (S) 6 (S) 3	
			1	0	0	4 (S) 4 (S) 4	
D	SPACE2	(0)	1	0	1	5 (S) 2 (S) 5	
		1	1	1	0	6 (S) 6	
			1	1	1	6 (S)(S) 6	
			(S) represents one line worth of spac				
E	RSEL1 (Note 3)	(0)	For setting, see REGISTER SUPPLYMENTARY DESCRIPTION (2).				Set display frequency range.
		1					

Notes 1. The mark ◯ around the status value means the reset status by the "L" level is input to $\overline{AC}$ pin.
   2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
   3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(4) Address 123_{16}

DA	Register	Contents		Remarks
		Status	Function	
0	VP0	(0)	If VS is the vertical display start location,	The vertical start location is specified using the 10 bits from VP9 to VP0. VP9 to VP0 = (0000000000_2) setting is forbidden.
		1	$VS = H \times \sum_{n=0}^{9} 2^n VP_n$	
1	VP1	(0)	H: Cycle with the horizontal synchronizing pulse	
		1	1023 settings are possible.	
2	VP2	(0)		
		1		
3	VP3	(0)		
		1		
4	VP4	(0)		
		1		
5	VP5	(0)		
		1		HS* (shown left) shows horizontal display start location that is register $B/\overline{F}$ (address 128_{16}) = 0 is set.
6	VP6	(0)		
		1		
7	VP7	(0)		
		1		
8	VP8	(0)		
		1		
9	VP9	(0)		
		1		
A	TEST0	(0)	It should be fixed to "0".	
		1	Can not be used.	
B	TEST1	(0)	It should be fixed to "0".	
		1	Can not be used.	
C	TEST2	(0)	It should be fixed to "0".	
		1	Can not be used.	
D	TEST3	(0)	It should be fixed to "0".	
		1	Can not be used.	
E	EXCK1 (Note 3)	(0)	For setting, see Register EXCK0 (address 120_{16}).	Display clock setting
		1		

Notes 1. The mark ○ around the status value means the reset status by the "L" level is input to $\overline{AC}$ pin.
    2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
    3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".

(5) Address 124₁₆

DA	Register	Contents		Remarks
		Status	Function	
0	DSP0	(0)	The display mode (blanking mode) for line n on the display screen is set line-by-line, using DSPn (n = 0 to 11).	Sets the display mode of line 1.
		1		
1	DSP1	(0)	The display mode is determined by the combination of registers BLK1 and BLK0 (address 128₁₆). Settings are given below.	Sets the display mode of line 2.
		1		
2	DSP2	(0)		Sets the display mode of line 3.
		1		
3	DSP3	(0)		Sets the display mode of line 4.
		1		
4	DSP4	(0)	For detail, see DISPLAY FORM1(1).	Sets the display mode of line 5.
		1		
5	DSP5	(0)		Sets the display mode of line 6.
		1		
6	DSP6	(0)		Sets the display mode of line 7.
		1		
7	DSP7	(0)		Sets the display mode of line 8.
		1		
8	DSP8	(0)		Sets the display mode of line 9.
		1		
9	DSP9	(0)		Sets the display mode of line 10.
		1		
A	DSP10	(0)		Sets the display mode of line 11.
		1		
B	DSP11	(0)		Sets the display mode of line 12.
		1		
C	TEST4	(0)	It should be fixed to "0".	
		1	Can not be used.	
D	TEST5 (Note 3)	(0)	It should be fixed to "0".	
		1	Can not be used.	
E	TEST9 (Note 3)	(0)	Can not be used.	
		1	It should be fixed to "1".	

Table within the Function column:

BLK1	BLK0	DSPn= "0"	DSPn= "1"
0	0	Matrix-outline border	Matrix-outline
0	1	Character	Border
1	0	Border	Matrix-outline
1	1	Matrix-outline	Character

(At register BCOL = "0")

Notes 1. The mark ◯ around the status value means the reset status by the "L" level is input to $\overline{AC}$ pin.
2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".

RENESAS
Renesas Technology Corp.

(6) Address 125$_{16}$

DA	Register	Status	Function (Contents)	Remarks
0	LIN2	⓪ 1	The vertical dot size for line n in the character dot lines (18 vertical lines) is set using LINn (n = 2 to 17).	Character size setting in the vertical direction for the 2nd line.
1	LIN3	⓪ 1	Dot size can be selected between 2 types for each dot line.	Character size setting in the vertical direction for the 3rd line.
2	LIN4	⓪ 1	For dot size, see the below registers. Line 1 and lines 2 to 12 can be set independent of one another.	Character size setting in the vertical direction for the 4th line.
3	LIN5	⓪ 1	(table below)	Character size setting in the vertical direction for the 5th line.
4	LIN6	⓪ 1		Character size setting in the vertical direction for the 6th line.
5	LIN7	⓪ 1		Character size setting in the vertical direction for the 7th line.
6	LIN8	⓪ 1		Character size setting in the vertical direction for the 8th line.
7	LIN9	⓪ 1		Character size setting in the vertical direction for the 9th line.
8	V1SZ0	⓪ 1	H: Cycle with the horizontal synchronizing pulse (table)	Character size setting in the vertical direction for the 1st line. (display monitor 1 to 12 line)
9	V1SZ1	⓪ 1		
A	VSZ1L0	⓪ 1	H: Cycle with the horizontal synchronizing pulse (table)	Character size setting in the vertical direction (display monitor 1 line) at "0" state in register LIN2 to LIN17 (address 125$_{16}$, 126$_{16}$).
B	VSZ1L1	⓪ 1		
C	VSZ1H0	⓪ 1	H: Cycle with the horizontal synchronizing pulse (table)	Character size setting in the vertical direction (display monitor 1 line) at "1" state in register LIN2 to LIN17 (address 125$_{16}$, 126$_{16}$).
D	VSZ1H1	⓪ 1		
E	TEST10 (Note 3)	⓪ 1	It should be fixed to "0". / Can not be used.	

Table (for LIN2–LIN9 Function cells):

	LINn = "0"	LINn = "1"
1st line	Refer to VSZ1L0 and VSZ1L1	Refer to VSZ1H0 and VSZ1H1
2nd to 12th line	Refer to VSZ2L0 and VSZ2L1	Refer to VSZ2H0 and VSZ2H1

Table (V1SZ):

V1SZ1	V1SZ0	Vertical direction size
0	0	1H/dot
0	1	2H/dot
1	0	3H/dot
1	1	4H/dot

Table (VSZ1L):

VSZ1L1	VSZ1L0	Vertical direction size
0	0	1H/dot
0	1	2H/dot
1	0	3H/dot
1	1	4H/dot

Table (VSZ1H):

VSZ1H1	VSZ1H0	Vertical direction size
0	0	1H/dot
0	1	2H/dot
1	0	3H/dot
1	1	4H/dot

Notes 1. The mark ◯ around the status value means the reset status by the "L" level is input to $\overline{AC}$ pin.
2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".

(7) Address 126_{16}

DA	Register	Contents		Remarks
		Status	Function	
0	LIN10	⓪ 1	The vertical dot size for line n in the character dot lines (18 vertical lines) is set using LINn (n = 2 to 17).	Character size setting in the vertical direction for the 10th line.
1	LIN11	⓪ 1	Dot size can be selected between 2 types for each dot line.	Character size setting in the vertical direction for the 11th line.
2	LIN12	⓪ 1	For dot size, see the below registers. Line 1 and lines 2 to 12 can be set independent of one another.	Character size setting in the vertical direction for the 12th line.
3	LIN13	⓪ 1		Character size setting in the vertical direction for the 13th line.
4	LIN14	⓪ 1		Character size setting in the vertical direction for the 14th line.
5	LIN15	⓪ 1		Character size setting in the vertical direction for the 15th line.
6	LIN16	⓪ 1		Character size setting in the vertical direction for the 16th line.
7	LIN17	⓪ 1		Character size setting in the vertical direction for the 17th line.
8	V18SZ0	⓪ 1	H: Cycle with the horizontal synchronizing pulse	Character size setting in the vertical direction for the 18th line. (display monitor 1 to 12 line)
9	V18SZ1	⓪ 1		
A	VSZ2L0	⓪ 1	H: Cycle with the horizontal synchronizing pulse	Character size setting in the vertical direction (display monitor for 2 to 12 line) at "0" state in register LIN2 to LIN17 (address 125_{16}, 126_{16}).
B	VSZ2L1	⓪ 1		
C	VSZ2H0	⓪ 1	H: Cycle with the horizontal synchronizing pulse	Character size setting in the vertical direction (display monitor for 2 to 12 line) at "0" state in register LIN2 to LIN17 (address 125_{16}, 126_{16}).
D	VSZ2H1	⓪ 1		
E	POPUP (Note 3)	⓪	Page 1 priority display	Sets the priority page for when 2 pages are displayed at the same time. The setting is effective only when the standard display mode is set as MODE0 = "0", MODE1 = "0". See "DISPLAY FORM 2".
		1	Page 0 priority display	

Table within DA 2/3 rows:

	LINn = "0"	LINn = "1"
1st line	Refer to VSZ1L0 and VSZ1L1	Refer to VSZ1H0 and VSZ1H1
2nd to 12th line	Refer to VSZ2L0 and VSZ2L1	Refer to VSZ2H0 and VSZ2H1

Table within DA 8/9 rows:

V18SZ1	V18SZ0	Vertical direction size
0	0	1H/dot
0	1	2H/dot
1	0	3H/dot
1	1	4H/dot

Table within DA A/B rows:

VSZ2L1	VSZ2L0	Vertical direction size
0	0	1H/dot
0	1	2H/dot
1	0	3H/dot
1	1	4H/dot

Table within DA C/D rows:

VSZ2H1	VSZ2H0	Vertical direction size
0	0	1H/dot
0	1	2H/dot
1	0	3H/dot
1	1	4H/dot

Notes 1. The mark ◯ around the status value means the reset status by the "L" level is input to $\overline{AC}$ pin.
2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".

(8) Address 127₁₆

DA	Register	Contents		Remarks
		Status	Function	
0	RR	Ⓞ / 1	RB RG RR Color table	Sets the raster color of all blankings.
1	RG	Ⓞ / 1		
2	RB	Ⓞ / 1		
3	FR	Ⓞ / 1	FB FG FR Color table	Sets the blanking color of the Border size, or the shadow size.
4	FG	Ⓞ / 1		
5	FB	Ⓞ / 1		
6	TEST6	Ⓞ	It should be fixed to "0".	
		1	Can not be used.	
7	TEST7	Ⓞ	It should be fixed to "0".	
		1	Can not be used.	
8	TEST8	Ⓞ	It should be fixed to "0".	
		1	Can not be used.	
9	BETA14	Ⓞ	Matrix-outline display (12 × 18 dot)	
		1	Matrix-outline display (14 × 18 dot)	
A	HSZ10	Ⓞ / 1	HSZ10 Horizontal direction size; 0 = 1T/dot; 1 = 2T/dot	Character size setting in the horizontal direction for the first line. T : Display frequency cycle
B	TEST11	Ⓞ	It should be fixed to "0".	
		1	Can not be used.	
C	HSZ20	Ⓞ / 1	HSZ20 Horizontal direction size; 0 = 1T/dot; 1 = 2T/dot	
D	TEST12	Ⓞ	It should be fixed to "0".	Character size setting in the horizontal direction for the 2nd line to 12th line. T : Display frequency cycle
		1	Can not be used.	
E	MODE0 (Note 3)	Ⓞ / 1	MODE1 MODE0 Display mode; 0 0 Standard.(Note4); 0 1 AND; 1 0 EXOR; 1 1 OR	Sets the display mode for when 2 pages are displayed at the same time. See "DISPLAY FORM 2". MODE1(address128₁₆) .

Color table for RR/RG/RB:

RB	RG	RR	Color
0	0	0	Black
0	0	1	Red
0	1	0	Green
0	1	1	Yellow
1	0	0	Blue
1	0	1	Magenta
1	1	0	Cyan
1	1	1	White

Color table for FR/FG/FB:

FB	FG	FR	Color
0	0	0	Black
0	0	1	Red
0	1	0	Green
0	1	1	Yellow
1	0	0	Blue
1	0	1	Magenta
1	1	0	Cyan
1	1	1	White

Notes 1. The mark ◯ around the status value means the reset status by the "L" level is input to $\overline{AC}$ pin.
　　2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
　　3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".
　　4. 2 way settings are available by POPUP (address 126₁₆).

(9) Address 128₁₆

DA	Register	Status	Function	Remarks
			Contents	Remarks
0	BCOL	(0)	Blanking of BLK0, BLK1	Sets all raster blanking
		1	All raster blanking	
1	B/$\overline{\text{F}}$ (Note 3)	(0)	Synchronize with the leading edge of horizontal synchronization.	Synchronize with the front porch or back porch of the horizontal synchronazation signal.
		1	Synchronize with the trailing edge of horizontal synchronization.	
2	VMASK (Note 3)	(0)	Do not mask by VERT input signal	Set mask at phase comparison operating.
		1	Mask by VERT input signal	
3	POLV (Note 3)	(0)	VERT pin is negative polarity	Set VERT pin polarity.
		1	VERT pin is positive polarity	
4	POLH (Note 3)	(0)	HOR pin is negative polarity	Set HOR pin polarity.
		1	HOR pin is positive polarity	
5	BLK0	(0)		Set blanking mode. See "DISPLAY SHAPE 2".
		1		
6	BLK1	(0)		
		1		
7	SYAD	(0)	Border display of character	See "DISPLAY FORM1 (2)".
		1	Shadow display of character	
8	RAMERS	(0)	RAM not erased	There is no need to reset because there is no register for this bit.
		1	RAM erased	
9	STOP	(0)	Oscillation of clock for display	It is a test bit (TEST13) in the page 1 register, therefore fix it to "0".
		1	Stop the oscillation of clock for display	
A	DSPON	(0)	Display OFF	
		1	Display ON	
B	BLINK0	(0)		Set blinking duty ratio.
		1		
C	BLINK1	(0)		
		1		
D	BLINK2	(0)	Divided into 64 of vertical synchronous signal	Set blinking frequency.
		1	Divided into 32 of vertical synchronous signal	
E	MODE1 (Note 3)	(0)	For setting, see MODE0 (address 127₁₆).	Sets the display mode for when 2 pages are displayed at the same time.
		1		

Blanking mode table (DA 5/6):

BLINK1	BLINK0	Blanking mode
0	0	Matrix-outline size
0	1	Character size
1	0	Border size
1	1	Matrix-outline size

(When DSPn (address 124₁₆) = "0")

Blinking duty table (DA B/C):

BLINK		Duty
1	0	
0	0	Blinking OFF
0	1	25%
1	0	50%
1	1	75%

Notes 1. The mark ◯ around the status value means the reset status by the "L" level is input to $\overline{\text{AC}}$ pin.
    2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
    3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".

RENESAS
Renesas Technology Corp.

REGISTER SUPPLEMENTARY DESCRIPTION

(1) Setting external clock input and display frequency mode

Setting external clock input and display frequency mode (by use of EXCK0 (120_{16}), EXCK1 (123_{16}) and DIV10 to DIV0 (120_{16}), as explained here following.

(a) When (EXCK1, EXCK0) = (0, 0) ......External synchronous 1 (External clock display) … Fosc = 20 to 70 MHz

Input from the TCK pin a constant-period continuous external clock that synchronizes with the horizontal synchronous signal. And input from HOR pin a constant period continuous horizontal synchronous signal.

Never stop inputting the clock while displaying.

Do not have to set a display frequency because the clock just as it is entered from outside is used as the display clock.

(b) When (EXCK1, EXCK0) = (0, 1) ......Internal synchronous… Fosc = 20 to 90 MHz

Clock input from the TCK pin is unnecessary. The multiply clock of the internally generated horizontal synchronous signal is used as the display clock.

The display frequency is set by setting the multiply value of the horizontal synchronous frequency (of the display frequency) in DIV10 to DIV0 (address 120_{16}). Also, set the display frequency range. (See the next page.)

Display frequency is calculated using the below expression.

Display frequency = Horizontal synchronous frequency x Multiply value

(c) When (EXCK1, EXCK0) = (1, 0) ....… Setting disabled

(d) When (EXCK1, EXCK0) = (1, 1) ......External synchronous 2 (Internal oscillation clock display) … Fosc = 20 to 90 MHz

Input from the TCK pin a constant-period continuous external clock that synchronizes with the horizontal synchronous signal. And input from HOR pin a constant-period continuous horizontal synchronous signal.

Never stop inputting the clock while displaying.

An internal clock which is in sync with the external input clock is used as the display clock.

Because the display frequency equals the external clock frequency, set N1 (division value) that satisfies the below expressions to DIV10 to DIV0 (address 120_{16}) for make the display frequency is equal to the external clock frequency.

$N1$ = external clock frequency / horizontal synchronous frequency

$$N1 = \sum_{n=0}^{10} 2^n DIV_n$$

Also, set the display frequency range. (See the next page.)

Fig. 4   Example of external clock input

(2) To set display frequency range

Whenever setting display frequency (when EXCK1 = "0", EXCK0 = "1", or EXCK1 = "1", EXCK0 = "1"), always set the display frequency range in accordance with the display frequency. This range is set from DIVS0, DIVS1 (address 120_{16}), RSEL0 address 121_{16}) and RSEL1 (address 122_{16}). Frequency ranges are given here below.

RSEL1	RSEL0	DIVS1	DIVS0	Display frequency range (MHz)
1	1	0	0	87.0 to 90.0
1	0	0	0	67.0 to 87.0
0	1	0	0	54.0 to 67.0
1	0	0	1	47.0 to 54.0
0	0	0	0	40.0 to 47.0
1	0	1	0	34.0 to 40.0
0	0	0	1	30.0 to 34.0
0	1	1	0	26.0 to 30.0
1	0	1	1	23.0 to 26.0
0	0	1	0	20.0 to 23.0

(3) Notes on setting display frequency

To change external clock (display) frequency or horizontal synchronization frequency, always use the following procedures.

To set EXCK1 = "0", EXCK0 = "1"
  (a) Turn the display OFF. … DSPON (address 128_{16}) = "0"
  (b) Set the display frequency. … Set from DIV10 to DIV0, DIVS0, DIVS1 (address 120_{16}), RSEL0 (address 121_{16}) and RSEL1 (address 122_{16}).
  (c) Wait 20 ms while the horizontal synchronization signal is being input.
  (d) Turn the display ON. … DSPON (address 128_{16}) = "1"

To set EXCK1 = "1", EXCK0 = "1"
  (a) Turn the display OFF. … DSPON (address 128_{16}) = "0"
  (b) Set the display frequency. … Set from DIV10 to DIV0, DIVS0, DIVS1 (address 120_{16}), RSEL0 (address 121_{16}) and RSEL1 (address 122_{16}).
  (c) Wait 20 ms while the horizontal synchronization signal and external clock are being input.
  (d) Turn the display ON. … DSPON (address 128_{16}) = "1"

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DISPLAY FORM 1

M35071-XXXSP/FP has the following four display forms.
(1) Blanking mode

Character size

: Blanking same as the character size.

Border size

: Blanking the background as a size from character.

Matrix-outline size

: Blanking the background 12×18 dot.

All blanking size

: When set register BCOL to "1", all raster area is blanking.

The display mode and blanking mode can be set line-by-line, as follows, from registers BCOL, BLK1, BLK0 (address 128_{16}), DSP0 to DSP11 (address 124_{16}).

BCOL	BLK1	BLK0	Line of DSPn = "0"		Line of DSPn = "1"	
			Display mode	Blanking mode	Display mode	Blanking mode
0	0	0	All matrix-outline border display	All matrix-outline size	All matrix-outline display	All matrix-outline size
	0	1	Character display	Character size	Border display	Border size
	1	0	Border display	Border size	All matrix-outline display	All matrix-outlinesize
	1	1	All matrix-outline display	All matrix-outline size	Character display	Character size
1	0	0	All matrix-outline border display	All blanking size	All matrix-outline display	All blanking size
	0	1	Character display		Border display	
	1	0	Border display		All matrix-outline display	
	1	1	All matrix-outline display		Character display	

<Register BCOL="0">   (Note 1)

(a) Matrix-outline and border display (Matrix-outline size)
(b) Character display (Character size)
(c) Border display (Border size)
(d) Matrix-outline display (Matrix-outline size)

( ) is blankin mode.

Note 1. When register BCOL is set to "1", the raster range of the display modes set respectively by BLK1 and BLK0 are colored by registers RR, RG, and RB (address 127_{16}). And the blanking mode is set all blanking size (all raster size) regardless of the BLK1 and BLK0 settings.
Note 2. The horizontal size of the full matrix-outline size can be set to 14 dots by register BETA14 (address 127_{16}). BLNK0 can also be output at 14 dots.

Fig. 5   Display form

(2) Shadow display

When border display mode, if set SYAD (address 128_{16}) = "0" to "1", it change to shadow display mode.

Border and shadow display are shown below.

Set shadow display color by BR, BG or BB of display RAM or by register FR, FG and FB (address 127_{16}).

Register SYAD(128_{16} address) = "0"
Border display

Register SYAD(128_{16} address) = "1"
Shadow display

Fig. 6 Border and shadow display

RENESAS
Renesas Technology Corp.

DISPLAY FORM 2

This IC can display both page 0 and page 1 at the same time.

Page 0: Set the DAF bit in each addresses to "0".

Page 1: Set the DAF bit in each addresses to "1".

Fig. 7 Example of 2 pages display

Example 1: Display position, display size, color, etc., can be freely set for each page, and the 2 pages can be displayed on top of each other or side-by-side.

Example 2: When the display range of the 2 pages overlap on the monitor screen, they can be displayed in the 5 below ways using registers MODE0 (address 127_{16}), MODE1 (address 128_{16}) and POPUP (address 126_{16}). (The POPUP register is effective only when MODE0 = "0" and MODE1 = "0".)

MODE1	MODE0	POPUP	Display mode
0	0	0	Standard (Page 1 priority)
		1	Standard (Page 0 priority)
0	1	—	AND
1	0	—	EXOR
1	1	—	OR

(1) Standard (page 1 priority) … Page 1 has priority in overlapping areas. Page 0 is not displayed in those areas.

(2) Standard (page 0 priority) … Page 0 has priority in overlapping areas. Page 1 is not displayed in those areas.

(3) AND ....… In overlapping areas, the RGB output of the 2 pages is AND processed and output.

(4) EXOR ....… In overlapping areas, the RGB output of the 2 pages is EXOR processed and output.

(5) OR ....… In overlapping areas, the RGB output of the 2 pages is OR processed and output.

CHARACTER FONT

Images are composed on a 12 ✕ 18 dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.

Character code FF$_{16}$ is fixed as a blank without background. Therefore, cannot register a character font in this code.

12 dots

18 dots

When the character extends to the top line of the matrix, no border is left at the top.

When the character extends to the bottom (18th) line of the matrix, no border is left at the bottom.

Note: Hatching represents border.

Fig. 8 Example of border display

DATA INPUT EXAMPLE

Data of display RAM and display control registers can be set by the I2C-BUS serial input function. Example of data setting is shown in Figure 9 (at EXCK0 = "1", EXCK1 = "0" setting).

Data input example (M35071-XXXSP/FP)

Address/data	DAF (Note1)	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Remarks
					200m sec hold												System set up (Note 4)
Address 120₁₆	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	Address setting
Data 120₁₆	0	1	0	DIVS1	DIVS0	DIV10	DIV9	DIV8	DIV7	DIV6	DIV5	DIV4	DIV3	DIV2	DIV1	DIV0	Frequency value setting (Note2)
Data 121₁₆	0	RSEL0	PTD7	PTD6	1	PTD4	1	PTD2	1	1	1	0	1	0	1	1	Output setting
Data 122₁₆	0	RSEL1	0	0	0	HP10	HP9	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	Horizontal display location setting
Data 123₁₆	0	0	0	0	0	0	VP9	VP8	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	Vertical display location setting (0 page)
Data 124₁₆	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Display form setting
Data 125₁₆	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Character size setting
Data 126₁₆	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Character size setting
Data 127₁₆	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Color, character size setting
Data 128₁₆	0	0	0	0	0	0	0	0	0	0	0	POLH	POLV	0	0	0	Page 0 display OFF
Address 122₁₆	0	0	0	0	0	0	0	1	0	0	1	0	0	0	1	0	Address setting
Data 122₁₆	1	0	0	0	0	HP10	HP9	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	Horizontal display location setting
Data 123₁₆	1	0	0	0	0	0	VP9	VP8	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	Vertical display location setting
Data 124₁₆	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Display form setting (1 page)
Data 125₁₆	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Character size setting
Data 126₁₆	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Character size setting
Data 127₁₆	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Color, character size setting
Data 128₁₆	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Page 1 display OFF
					200m sec hold												Be stable / Waiting time
Data 000₁₆	0	BB	BG	BR	BLINK	B	G	R	C7	C6	C5	C4	C3	C2	C1	C0	Character setting (0 page)
⋮	⋮	Background coloring		Blink-ing	Character color			Character code									
Data 11F₁₆	0	BB	BG	BR	BLINK	B	G	R	C7	C6	C5	C4	C3	C2	C1	C0	
Address 000₁₆	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Data 000₁₆	1	BB	BG	BR	BLINK	B	G	R	0	C6	C5	C4	C3	C2	C1	C0	Character setting (1 page)
⋮	⋮	Background coloring		Blink-ing	Character color	⋮		Character code									
Data 11F₁₆	1	BB	BG	BR	BLINK	B	0	R	0	C6	C5	C4	C3	C2	C1	C0	
Address 128₁₆	0	0	0	0	0	0	0	1	0	0	1	0	1	0	0	0	Address setting
Data 128₁₆	1	0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	Page 1 display ON Display form setting (Note 3)
Address 128₁₆	0	0	0	0	0	0	0	1	0	0	1	0	1	0	0	0	Address setting
Data 128₁₆	0	0	0	0	0	1	0	0	0	1	1	POLH	POLV	0	0	0	Page 0 display ON Display form setting (Note 3)

Notes 1 : The page in which data is written is controlled by the address. To write data into page 0, set "0". To write data into page 1, set "1".
  2 : Input a continuous clock of constant period from the TCK pin. Also, input a horizontal synchronous signal into the HOR pin and a vertical synchronous signal into the VERT pin.
  3 : Matrix-outline display in this data.
  4 : Secure the waiting time of 200ms after releasing AC, and set data from setting the display frequency (setting of the register).

Fig 9. Example of data setting

Fig. 10 Example of the M35071-XXXSP/FP peripheral circuit (Internal synchronous. At EXCK1 = "0", EXCK0 = "1")


Fig. 11 Example of the M35071-XXXSP/FP peripheral circuit (External synchronous. At EXCK1 = "1", EXCK0 = "1")

RENESAS
Renesas Technology Corp.

DATA INPUT

(1) I²C-Bus communication function

This IC has a built-in data transmission interface which utilizes 2 unidirectional buses. In communications, this IC functions as a slave reception device.

The IC is synchronized with the serial clock (SCL) sent from the master device and receives the data (SDA). Communications are controlled from the start/stop states. Also, always input the control byte after attaining the start state.

The below chart shows the start/stop state and control byte configuration.

Fig. 12 Start state / Stop state

Control byte: 7C₁₆(Fixed)

Slave address							R/W
0	1	1	1	1	1	0	0

(0: Written)

Fig. 13 Control byte configuration

(2) Data input (Sequence)

(a) Addresses are consists of 16 bits.

(b) Data is consists of 16 bits.

(c) Addresses and data are communicated in 8-bit units. Input the lower 8 bits before the upper 8 bits. Make input from the MSB side.

(d) After the start state has been attained and the control byte (7CH) received, the next 16 bits (2 bytes) are for inputting the address. Addresses are increased in increments for every 16 bits (2 bytes) of data input thereafter. As a result, it is not necessary to input the address from the second data.

Note: During external synchronous, stop the external clock input from the TCK pin while inputting data.

ACK* (Acknowledge) : Output the acknowledge signal whenever one byte input after the start state.
Output the acknowledge signal and recieve the data thereafter when mach the slave address (7CH).

Fig. 14 Data input sequence

TIMING REQUIREMENTS

Data input

Symbol	Parameter	Typ. mode		High-speed mode		Unit	Remarks
		Min.	Max.	Min.	Max.		
fCLK	Clock frequency	0	100	0	400	KHz	
tHIGH	HIGH period of Clock	4000	–	600	–	ns	
tLOW	LOW period of Clock	4700	–	1300	–	ns	
tR	SDA & SCL rise time	–	1000	20+(Note) 0.1CB	300	ns	
tF	SDA & SCL fall time	–	300	20+(Note) 0.1CB	300	ns	
tHD : STA	Hold time at START status	4000	–	600	–	ns	
tSU : STA	Set up time at START status	4700	–	600	–	ns	Only at START state repeating generation
tHD : DAT	Data input hold time	0	–	0	–	ns	
tSU : DAT	Data input setup time	250	–	100	–	ns	
tSU : STO	Set up time at STOP state	4000	–	600	–	ns	
tBUF	Bus release time	4700	–	1300	–	ns	Time must be released bus before next transmission
tSP	Input filter / spike suppress (SDA & SCL pin)	N/A	N/A	0	50	ns	

Note. C_B = total capacitance of 1 bus line.

Fig. 15 Data input timing

ABSOLUTE MAXIMUM RATINGS (V$_{DD}$ = 5.00V, Ta = −20 to +85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V$_{DD}$	Supply voltage	With respect to V$_{SS}$.	−0.3 to +6.0	V
V$_I$	Input voltage		V$_{SS}$ −0.3 ≤ V$_I$ ≤ V$_{DD}$ +0.3	V
V$_O$	Output voltage		V$_{SS}$ ≤ V$_O$ ≤ V$_{DD}$	V
P$_d$	Power dissipation	Ta = +25°C	+300	mW
T$_{opr}$	Operating temperature		−20 to +85	°C
T$_{stg}$	Storage temperature		−40 to +125	°C

RECOMMENDED OPERATING CONDITIONS (V$_{DD}$ = 5.00V, Ta = −20 to +85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
V$_{DD}$	Supply voltage		4.75	5.0	5.25	V
V$_{IH}$	"H" level input voltage	$\overline{AC}$ HOR, VERT	0.8V$_{DD}$	V$_{DD}$	V$_{DD}$	V
		SCL, SDA	0.7V$_{DD}$	V$_{DD}$	V$_{DD}$	V
V$_{IL}$	"L" level input voltage	$\overline{AC}$ HOR, VERT	0	0	0.2V$_{DD}$	V
		SCL, SDA	0	0	0.3V$_{DD}$	V
F$_{OSC}$	Oscillating frequency for display		20.0	—	90.0	MHz
H.sync	Horizontal synchronous signal input frequeney		15.0	—	130.0	kHz

ELECTRICAL CHARACTERISTICS (V$_{DD}$ = 5.00V, Ta = 25°C, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				Min.	Typ.	Max.	
V$_{DD}$	Supply voltage		Ta = −20 to +85°C	4.75	5.0	5.25	V
I$_{DD}$	Supply current		V$_{DD}$ = 5.00V	—	40	60	mA
V$_{OH}$	"H" level output voltage	P0 to P7 (Note1)	V$_{DD}$ = 4.75V, I$_{OH}$ = -0.4mA	3.5	—	—	V
		CPOUT	V$_{DD}$ = 4.75V, I$_{OH}$ = -0.05mA				
V$_{OL}$	"L" level output voltage	P0 to P7 (Note2)	V$_{DD}$ = 4.75V, I$_{OL}$ = 0.4mA	—	—	0.4	V
		CPOUT	V$_{DD}$ = 4.75V, I$_{OL}$ = 0.05mA				
		SDA	V$_{DD}$ = 4.75V, I$_{OL}$ = 3.0mA				
R$_I$	Pull-up resistance $\overline{AC}$		V$_{DD}$ = 5.00V	10	30	100	kΩ
V$_{TCK}$	External clock input width		4.75V ≤ V$_{DD}$ ≤ 5.25V	0.6V$_{DD}$	—	0.9V$_{DD}$	V

Notes 1. The current from the IC must not exceed − 0.4 mA/port at any of the port pins (P0 to P7).

2. The current flowing into the IC must not exceed 0.4 mA/port at any of port pins (P0 to P7).

NOTE FOR SUPPLYING POWER

(1)Timing of power supplying to $\overline{AC}$ pin

The internal circuit of M35071-XXXSP/FP is reset when the level of the auto clear input pin $\overline{AC}$ is "L". This pin in hysteresis input with the pull-up resistor.

The timing about power supplying of $\overline{AC}$ pin is shown in Figure 16.

After supplying the power (V_{DD} and V_{SS}) to M35071-XXXSP/FP and the supply voltage becomes more than $0.8 \times V_{DD}$, it needs to keep V_{IL} time; tw of the $\overline{AC}$ pin for more than 1ms.

Start inputting from microcomputer after $\overline{AC}$ pin supply voltage becomes more than $0.8 \times V_{DD}$ and keeping 200ms wait time.

(2)Timing of power supplying to V_{DD1} and V_{DD2}.

Supply power to V_{DD1} and V_{DD2} at the same time.

Fig. 16   Timing of power supplying to $\overline{AC}$ pin

PRECAUTION FOR USE

Notes on noise and latch-up

In order to avoid noise and latch-up, connect a bypass capacitor ($\approx 0.1\mu F$) directly between the V_{DD1} pin and V_{SS1} pin, and the V_{DD2} pin and V_{SS2} pin using a heavy wire.

Note for waveform timing of the horizontal signals to the HOR pin

Set horizontal synchronous signal edge* waveform timing to under 5ns and input to HOR pin.

Set only the side which set by $B/\overline{F}$ register waveform timing under 5ns and input to HOR pin.

*: Set front porch edge or back porch edge by $B/\overline{F}$ register.

DATA REQUIRED FOR MASK ROM ORDERING

Please send the following data for mask orders.

(1)   M35071-XXXSP/FP mask ROM order confirmation form
(2)   20P4B mask specification form
(3)   20P2Q-A mask specification from
(4)   ROM data (EPROM 3 sets)
(5)   Floppy disks containing the character font generating program + character data

STANDARD ROM TYPE : M35071-002SP/FP

M35071-002SP/FP is a standard ROM type of M35071-XXXSP/FP.
The character patterns for 0 page are fixed to the contents of Figure
17 to 20, the character patterns for page 1 are fixed to the contents
of Figure 21 and 22.

Fig. 17 M35071-002SP/FP character pattern for page 0 (1)

Fig. 18 M35071-002SP/FP character pattern for page 0 (2)

Fig. 19 M35071-002SP/FP character pattern for page 0 (3)

Fig. 20 M35071-002SP/FP character pattern for page 0 (4)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Fig. 21 M35071-002SP/FP character pattern for page 1 (1)

Fig. 22 M35071-002SP/FP character pattern for page 1 (2)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

PACKAGE OUTLINE

20P4B
Plastic 20pin 300mil SDIP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
SDIP20-P-300-1.78	—	1.0	

Scale : 2.5/1

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	4.5
A1	0.51	—	—
A2	—	3.3	—
b	0.38	0.48	0.58
b1	0.9	1.0	1.3
c	0.22	0.27	0.34
D	18.8	19.0	19.2
E	6.15	6.3	6.45
e	—	1.778	—
e1	—	7.62	—
L	3.0	—	—
θ	0°	—	15°

20P2Q−A
Plastic 20pin 300mil SSOP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
SSOP020-P-0300	—	0.2	Cu Alloy

Scale : 4/1

Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	2.1
A1	0	0.1	0.2
A2	—	1.8	—
b	0.3	0.35	0.45
c	0.18	0.2	0.25
D	10.0	10.1	10.2
E	5.2	5.3	5.4
e	—	0.8	—
HE	7.5	7.8	8.1
L	0.4	0.6	0.8
L1	—	1.25	—
y	—	—	0.1
θ	0°	—	8°
b2	—	0.5	—
e1	—	7.62	—
l2	1.27	—	—

RENESAS

Renesas Technology Corp.

37

Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

RENESAS
Renesas Technology Corp.

REVISION DESCRIPTION LIST	M35071-XXXSP/FP DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	First Edition	980402
1.1	P47 20P2Q-A (20-PIN SSOP) MARK SPECIFICATION FORM B: Note 4 added	000707
1.2	Delete Mask ROM ORDER CONFIRMATION FORM and MASK SPECIFICATION FORM	000829