

## Low Capacitance ESD Protector Array

#### SES5VSC70-6U

ROHS

**SES** Series

### Description

- SES5VSC70-6U are surge rated diode arrays designed to protect high speed data interfaces. This device has been specifically designed to protect sensitive components which are connected to data and transmission lines from overvoltage caused by ESD (electrostatic discharge), CDE (Cable Discharge Events), and EFT (electrical fast transients).
- The unique design incorporates surge rated, low capacitance steering diodes and a TVS diode in a single package. During transient conditions, the steering diodes direct the transient to either the positive side of the power supply line or to ground. The internal TVS diode prevents over-voltage on the power line, protecting any downstream components.
- The low capacitance array configuration allows the user to protect four high-speed data or transmission lines. The low inductance construction minimizes voltage overshoot during high current surges. This device is optimized for ESD protection of portable electronics. They may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 (±15kV air, ± 8kV contact discharge).



## Feature

- Array of surge rated diodes with internal TVS Diode
- SC-70-6 Package
- Protects up to four I/O lines & power line
- Low capacitance (<2pF) for high-speed interfaces</li>
- No insertion loss to 2.0GHz
- Low leakage current and clamping voltage
- Low operating voltage: 5.0V
- Solid-state silicon-avalanche technology
- Transient protection for data lines to IEC 61000-4-2(ESD) ±15KV(air), ±8KV(contact); IEC 61000-4-4 (EFT) 40A (5/50ns)

## Applications

- USB 2.0
- USB OTG
- Monitors and Flat Panel Displays
- Displays Digital Visual Interface (DVI)
- High-Definition Multimedia Interface (HDMI)
- Gigabit Ethernet
- SIM Ports
- IEEE 1394 Firewire Ports





**SES Series** 

Low Capacitance ESD Protector Array SES5VSC70-6U

ROHS 🍉

#### Electrical characteristics per line@25℃(unless otherwise specified) note1

Parameter	Symbol	Conditions	Min. Typ.		Max.	Units
Reverse stand-off voltage	V <sub>RWM</sub>	Pin 5 to 2			5	V
Reverse Breakdown voltage	$V_{BR}$	$I_t$ = 1mA Pin 5 to 2	6			V
Reverse Leakage Current	I <sub>R</sub>	$V_{\text{RWM}}$ = 5V T=25 $^\circ\!\!\!\mathrm{C}$ Pin 5 to 2			2	μA
Clamping Voltage	Vc	I <sub>PP</sub> = 1A t <sub>P</sub> = 8/20µs Any pin to 2			15	V
Clamping Voltage	Vc	$I_{PP} = 6A$ $t_P = 8/20\mu s$ Any pin to 2			25	V
Junction Capacitance	Cj	V <sub>R</sub> =0V f = 1MHz Any I/O pin to pin 2	2			pF
		V <sub>R</sub> =0V f = 1MHz Between I/O pins		1		pF

Note 1: I/O pins are pin 1, 3, 4, and 6 

# Absolute maximum rating @25℃

Rating	Symbol	Value	Units
Peak Pulse Power ( $t_p=8/20\mu s$ )	P <sub>pp</sub>	150	W
Peak Pulse Current (t <sub>p</sub> =8/20µs)	I <sub>PP</sub>	6	A
Operating Temperature	TJ	-55 to +150	°C
Storage Temperature	T <sub>STG</sub>	-55 to +150	°C

# **Typical Characteristics**



#### Analog Crosstalk



Insertion Loss S21 (I/O to I/O)



ESD Response (8kV Contact per IEC 61000-4-2)





# SES Series

SES5VSC70-6U

ROHS 📚

# **Typical Characteristics**

#### Non-Repetitive Peak Pulse Power vs. Pulse Time







Forward Voltage vs. peak Pulse Current





**Power Derating Curve** 











## Application Information

#### Device Connection Options for Protection of Four High-Speed Data Lines

This device is designed to protect data lines by clamping them to a fixed reference. When the voltage on the protected line exceeds the reference voltage the steering diodes are forward biased, conducting the transient current away from the sensitive circuitry. Data lines are connected at pins 1, 3, 4 and 6. Pin 2 should be connected directly to a ground plane. The path length is kept as short as possible to minimize parasitic inductance. The positive reference is connected at pin 5. The options for connecting the positive reference are as follows:

1. To protect data lines and the power line, connect pin 5 directly to the positive supply rail ( $V_{CC}$ ). In this configuration the data lines are referenced to the supply voltage. The internal TVS diode prevents over-voltage on the supply rail.

2. In applications where the supply rail does not exit the system, the internal TVS may be used as the reference. In this case, pin 5 is not connected. The steering diodes will begin to conduct when the voltage on the protected line exceeds the working voltage of the TVS (plus one diode drop).

3. In applications where complete supply isolation is desired, the internal TVS is again used as the reference and  $V_{CC}$  is connected to one of the I/O inputs. An example of this configuration is the protection of a SIM port. The Clock, Reset, I/O, and VCC lines are connected at pins 1, 3, 4, and 6. Pin 2 is connected to ground and pin 5 is not connected.





#### Matte Tin Lead Finish

Matte tin has become the industry standard lead-free replacement for SnPb lead finishes. A matte tin finish is composed of 100% tin solder with large grains. Since the solder volume on the leads is small compared to the solder paste volume that is placed on the land pattern of the PCB, the reflow profile will be determined by the requirements of the solder paste. Therefore, these devices are compatible with both lead-free and SnPb assembly techniques. In addition, unlike other lead-free compositions, matte tin does not have any added alloys that can cause degradation of the solder joint.



SES Series

# Product dimension and pad size



Revision

Date



**Revision History**