

SPT7610

6-BIT, 1 GSPS FLASH A/D CONVERTER

JANUARY 21, 2002

FEATURES

- 1:2 demuxed ECL-compatible outputs
- 1.0 GSPS conversion rate
- Wide input bandwidth: 1.4 GHz
- Low input capacitance: 8 pF
- Metastable errors reduced to 1 LSB
- Monolithic construction
- Binary/Two's complement output

GENERAL DESCRIPTION


The SPT7610 is a full parallel (flash) analog-to-digital converter capable of digitizing full-scale (0 to -1 V) inputs into six-bit digital words at an update rate of 1 GSPS. The ECL-compatible outputs are demultiplexed into two separate output banks, each with differential data-ready outputs to ease the task of data capture. The SPT7610's wide input bandwidth and low capacitance eliminate the need

APPLICATIONS

- Radar, EW, ECM
- Direct RF down-conversion
- Microwave modems
- Industrial ultrasound
- Transient capture
- Test and measurement

for external track-and-hold amplifiers for most applications. A proprietary decoding scheme reduces metastable errors to the 1 LSB level. The SPT7610 operates from a single –5.2 V supply, with a nominal power dissipation of 2.75 W.

The SPT7610 is available in a 44L hermetic cerquad surface-mount package in the industrial temperature range (-40 °C to +85 °C).



ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur)1 25 °C

\sim	4		- 4
11	ut	nı	18
u	uι	v	JL

Digital Output Current 0 to -25 mA

Temperature

Note: 1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

ELECTRICAL SPECIFICATIONS

 $T_A = T_{MIN} \text{ to } T_{MAX}, \text{ AV}_{EE} = -5.2 \text{ V}, \text{ V}_{RB} = -1.00 \text{ V}, \text{ V}_{RM} = -0.5 \text{ V}, \text{ V}_{RT} = 0.00 \text{ V}, \\ f_{CLK} = 1000 \text{ MSPS}, \text{ Duty Cycle} = 50\%, \text{ unless otherwise specified.}$

PARAMETERS	TEST CONDITIONS	TEST LEVEL	MIN	SPT7610 TYP	MAX	UNITS
Resolution			6			Bits
DC Accuracy Integral Linearity Differential Linearity No missing codes		VI VI VI	-0.5 -0.5	Guaranteed	+0.5 +0.5	LSB LSB
Analog Input Offset Error V _{RT} Offset Error V _{RB} Input Voltage Range Input Capacitance Input Resistance Input Bias Current Bandwidth Input Slew Rate Clock Synchronous Input Currents	Over Full Input Range Small Signal	VI VI VI V V VI V	-30 -30 -1	8 50 200 1.4 5 2	+30 +30 0.0	mV mV Volts pF kΩ μA GHz V/ns μA
Power Supply Requirements Supply Current Power Dissipation		VI VI		550 2.85	770 4.0	mA W
Reference Inputs Ladder Resistance Reference Bandwidth		VI V	60	80 100	120	Ω MHz
Digital Outputs Digital Output High Voltage Digital Output Low Voltage	$R_1 = 50 \Omega \text{ to } -2 \text{ V}$ $R_1 = 50 \Omega \text{ to } -2 \text{ V}$	VI VI	-1.2	-0.9 -1.8	-1.5	Volts Volts
Digital Inputs Digital Input High Voltage (CLK, NCLK) Digital Input Low Voltage (CLK, NCLK) Clock Input Swing (CLK, NCLK) Maximum Sample Rate		VI VI IV VI	-1.1 -2.0 100 1000	700 1200	-0.7 -1.5	Volts Volts mV MSPS
Clock Low Width, TPW0 Clock High Width, TPW1		VI VI	0.5 0.5	0.4 0.4		ns ns

ELECTRICAL SPECIFICATIONS

 $T_A = T_{MIN} \text{ to } T_{MAX}, \text{ AV}_{EE} = -5.2 \text{ V}, \text{ V}_{RB} = -1.00 \text{ V}, \text{ V}_{RM} = -0.5 \text{ V}, \text{ V}_{RT} = 0.00 \text{ V}, \text{ } f_{CLK} = 1000 \text{ MSPS}, \text{ Duty Cycle} = 50\%, \text{ unless otherwise specified.}$

PARAMETERS	TEST CONDITIONS	TEST LEVEL	MIN	SPT7610 TYP	MAX	UNITS
Timing Characteristics						
Clock to Data Ready delay (t _{dr})						
Data Bank A	+25 °C case	V		1.68		ns
Data Bank B	+25 °C case	V		1.73		ns
Clock to Output Data (tod)						
Data Bank A	+25 °C case	V		2.14		ns
Data Bank B	+25 °C case	V		2.00		ns
Output Data to Data Ready (tod	lr)					
Data Bank A	-40 to 85 °C case	IV		1.54		ns
Data Bank B	-40 to 85 °C case	IV		1.73		ns
Output Data Skew (t _{osk})	-40 to 85 °C case	IV	-150		150	ps
Aperture Jitter		V		2		ps
Acquisition Time		V		250		ps
Dynamic Performance						
Spurious Free Dynamic Range	(SFDR)					
$f_{IN} = 250 \text{ MHz}$		V		45		dB
$f_{IN} = 400 \text{ MHz}$		V		34		dB
Signal-to-Noise and Distortion	(SINAD)					
$f_{IN} = 250 \text{ MHz}$		VI	31	34		dB
$f_{IN} = 400 \text{ MHz}$		VI	28	32		dB
Signal to Noise Ratio (SNR)						
$f_{IN} = 250 \text{ MHz}$		VI	33	36		dB
$f_{IN} = 400 \text{ MHz}$	VI	32	36		dB	
Total Harmonic Distortion (THD	D)					
$f_{IN} = 250 \text{ MHz}$	VI		-40	-37	dB	
$f_{\text{IN}} = 400 \text{ MHz}$		VI		-34	-30	dB

TEST LEVEL CODES

All electrical characteristics are subject to the following conditions:

All parameters having min/max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.

Unless otherwise noted, all test are pulsed tests; therefore, $T_J = T_C = T_A$.

LEVEL TEST PROCEDURE

- I 100% production tested at the specified temperature.
- II 100% production tested at $T_A = +25$ °C, and sample tested at the specified temperatures.
- III QA sample tested only at the specified temperatures.
- IV Parameter is guaranteed (but not tested) by design and characterization data.
- V Parameter is a typical value for information purposes only.
- VI 100% production tested at $T_A = +25$ °C. Parameter is guaranteed over specified temperature range.

GENERAL OVERVIEW

The SPT7610 is an ultra high-speed monolithic 6-bit parallel flash A/D converter. The nominal conversion rate is 1 GSPS, and the analog bandwidth is typically 1.4 GHz. A major advance over previous flash converters is the inclusion of 64 input preamplifiers between the reference ladder and input comparators. (See the block diagram.) This not only reduces clock transient kickback to the input and reference ladder due to a low AC beta but also reduces the effect of the dynamic state of the input signal on the latching characteristics of the input comparators.

The preamplifiers act as buffers and stabilize the input capacitance so that it remains constant over different input voltage and frequency ranges. This makes the part easier to drive than previous flash converters. The preamplifiers also add a gain of two to the input signal so that each comparator has a wider overdrive or threshold range to "trip" into or out of the active state. This gain reduces metastable states that can cause errors at the output.

The SPT7610 has true differential analog and digital data paths from the preamplifiers to the output buffers (Current Mode Logic) for reducing potential missing codes while rejecting common mode noise. Signature errors are also reduced by careful layout of the analog circuitry. The output drive capability of the device can provide full ECL swings into 50 Ω loads.

Only one -5.2 V power supply is required. Two external references are applied across the internal reference ladder that has a resistance of 80 Ω typical (60 Ω minimum).

The top reference is typically 0 V or connected to AGND (analog ground). The device has top force and sense pins (V_{RFT} and V_{RST}) that are internally connected together. These voltage force and sense pins can be used to minimize the voltage drop across the parasitic line resistance.


The bottom reference is typically -1 V. The device also has bottom force and sense pins (V_{RFB} and V_{RSB}) that are internally connected together. These can also be used to minimize the voltage drop across the parasitic line resistance. Three additional reference taps ($V_{R3} = -0.25$ V typ, $V_{RM} = -0.5$ V typ, and $V_{R1} = -0.75$ V typ) are brought out. These taps can be used to control the linearity error.

All logic levels are compatible with both 10K ECL or 100K ECL. It is recommended that the clock input be driven differentially (CLK and NCLK) to improve noise immunity and reduce aperture jitter.


The digital outputs are split into two banks of 6-bit words and an overrange bit. Each bank is updated at 1/2 of the clock rate and is 180° out of phase from the other. The differential data ready signals for each bank are provided to accurately latch each data bank into the register. The output data is in a straight binary, inverted binary, two's complement or inverted two's complement format. Figure 1 shows a timing diagram of the device and shows the input-to-output relationship, clock-to-output delay and output latency. The SPT7610 has a built-in offset in the ÷2 clock divider (D Flip-Flop) to assure that output bank A will come up first after power turn on.

4

Figure 1 - Timing Diagram








5

Figure 3 - Typical Interface Circuit



TYPICAL INTERFACE CIRCUIT

The typical interface circuit is shown in figure 3. External reference taps are provided for correcting integral nonlinearity errors. These taps can be actively driven to reduce these errors. (See the Reference Inputs discussion below.) The SPT7610 evaluation board application note contains more details on interfacing the SPT7610. The function of each pin and external connections to other components is as follows:

POWER SUPPLY PINS: AVEE, AGND, DGND

AV_{EE} is the supply pin with AGND as ground for the device. The AV_{EE} power supply pin should be bypassed as close to the device as possible with a 10 μ F tantalum capacitor, in parallel with 100 pF and .01 μ F chip capacitors. Place the 100 pF chip capacitor closest to the SPT7610. Digital ground (DGND) is the ground for the ECL outputs and is to be referenced to the output pulldown voltage and appropriately bypassed as shown in figure 3.

ANALOG INPUT: VIN

analog input driver.

There are two analog input pins that are tied to the same point internally. Either one may be used as an analog input sense and the other for input force. This is convenient for testing the source signal to see if there is sufficient drive capability. The pins can also be tied together and driven by the same source. The SPT7610 is superior to similar devices due to a preamplifier stage before the comparators. This makes the device easier to drive because it has constant capacitance and induces less slew rate distortion.

Care must be taken to avoid exceeding the maximum rating for the input, especially during power up sequencing of the

CLOCK INPUTS: CLK, NCLK

The clock inputs are designed to be driven differentially with ECL levels. The duty cycle of the clock should be kept at 50% to avoid causing larger second harmonics. If this is not important to the intended application, then duty cycles other than 50% may be used.

6 1/21/02

DIGITAL OUTPUTS: D0 TO D6, DR, NDR (A AND B)

The digital outputs can drive 50 Ω to ECL levels when pulled down to -2 V. When pulled down to -5.2 V, the outputs can drive 130 Ω to 1 k Ω loads. CADEKA recommends using differential receivers on the outputs of the data ready lines to ensure the proper output rise and fall times.

BINARY AND TWO'S COMPLEMENT OUTPUT: MINV, LINV

Control pins are provided that enable selection of one of four digital output formats. (Table I shows selection of these output formats as a function of the MINV and LINV pins.) When the MINV pin is high, the MSB output is inverted and when it is low, the it is noninverted. Likewise, when the LINV pin is high, the LSB output is inverted and when it is low, the it is noninverted. The user can select either binary, inverted binary, two's complement or inverted two's complement digital output format.

REFERENCE INPUTS: V_{RBF}, V_{RBS}, V_{R1}, V_{RM}, V_{R3}, V_{RTF}, V_{RTS}

There are two reference inputs and three external reference voltage taps. These are $-1.0~V~V_{RBF}$ (bottom force) and V_{RBS} (bottom sense), $-0.75~V~V_{R1}$ (1/4 tap), $-0.5~V~V_{RM}$ (mid-point tap), $-0.25~V~V_{R3}$ (3/4 tap) and 0.0 V (AGND) V_{RTF} (top force) and V_{RTS} (top sense). The top reference pin is normally tied to analog ground (AGND) and the bottom reference pin can be driven by an op amp as shown in figure 3.

The reference voltage taps can be used to control integral linearity over temperature. The mid-point reference tap (V_{RM}) is normally driven by an op amp to insure temperature stable operation or may be bypassed for limited temperature operation. The 1/4 (V_{R1}) and 3/4 (V_{R3}) reference

ladder taps are typically bypassed to add noise suppression as shown in figure 3 or may be driven with op amps to adjust integral linearity.

SPT7610 TEST MODE FUNCTION: TEST PIN

The SPT7610 supports a special test mode function that overrides the SPT7610's internal data output latch stage and exercises the digital outputs in an alternating test pattern. This enables the user to test digital interface logic downstream from the SPT7610 with a known set of digital test patterns.

Test mode pin 3 controls the SPT7610 mode of operation such that when it is low, the SPT7610 operates in normal mode. When test mode pin 3 is brought high, the SPT7610 will begin to output test pattern 1 (table II) on the next rising edge of the clock. (See figure 2.) It will output the test patterns alternating between test pattern 1 and test pattern 2 as long as test mode pin 3 is held high. The minimum set-up time (t_{su}) can be as low as 0 nsec.

Only the digital output stage is involved in the test mode operation. All ADC stages before the digital output stage continue normal data conversion operation while the test mode is active. When test mode pin 3 is brought back low, the SPT7610 will resume output of valid data on the next rising edge of the clock. The valid data output will correspond to a two-clock-cycle pipeline delay as shown in figure 2.

Table II - SPT7610 Test Mode Output Bit Patterns

	D6	D5	D4	D3	D2	D1	D0	
Test Pattern 1	1	0	1	0	1	0	1	
Test Pattern 2	0	1	0	1	0	1	0	

Table I – Output Coding Table		BINA	ARY	TWOs COMPLEMENT		
		TRUE	INVERTED	TRUE	INVERTED	
		MINV=LINV=0	MINV=LINV=1	MINV=1; LINV=0	MINV=0; LINV=1	
ANALOG INPUT VOLTAGE	D6	D ₅ D ₀				
-1 V + 1/2 LSB	0	00000	111111	1000000	0111111	
	0	000001+	111110+	1000001+	0111110+	
-0.5 V	0	0111111	100000	111111	000000	
		100000	0111111	000000	111111	
0 V - 1/2 LSB	0 🖴	1 1 1 1 1 1	000000	011111	100000	
	1 🗸	111111	000000	011111	100000	
0 V	1	1 1 1 1 1 1	000000	011111	100000	

¹ Tie MINV/LINV to GND for logic 1.

7 1/21/02

² Float MINV/LINV for logic 0. (MINV/LINV are internally pulled down to -5.2 V.)

THERMAL MANAGEMENT

Adequate heat sinking and air flow must be provided to keep the die temperature below +150 °C. This device is packaged with the cavity up (the die is on the bottom of the package). Therefore, CADEKA recommends that the device be heat sinked by contacting the bottom of the package through a hole in the circuit board.

The thermal coefficients of the SPT7610 (44L cerquad) are as follows:

 θ ja = +78 °C/W (junction to ambient in still air with no heat sink)

 θ jc = +4 °C/W (junction to case)

SUBCIRCUIT SCHEMATICS

Figure 3A - Input Circuit

AGND V_IN V_r

Figure 3B – Output Circuit







Figure 3C - Clock Input




PACKAGE OUTLINE 44-Lead Cerquad



	INCHES		MILLI	METERS
SYMBOL	MIN	MAX	MIN	MAX
Α	0.55	1 typ	14.0) typ
В	0.685	0.709	17.40	18.00
С	0.037	0.041	0.94	1.04
D	0.016 typ		0.41 typ	
Е	0.00	0.008 typ) typ
F	0.027	0.051	0.69	1.30
G	0.00	0.006 typ		5 typ
Н	0.080	0.150	2.03	3.81



PIN ASSIGNMENTS



PIN FUNCTIONS

Name	Function
AV _{EE}	Negative Supply; nominally -5.2 V
AGND	Analog Ground
V _{RTF}	Reference Voltage Force Top; nominally 0 V
V _{RTS}	Reference Voltage Sense Top
V_{RM}	Reference Voltage Middle; nominally –0.5 V
V_{RBF}	Reference Voltage Force Bottom; nominally –1.0 V
V _{RBS}	Reference Voltage Sense Bottom
V _{IN}	Analog Input Voltage; can be either Voltage or Sense
DGND	Digital Ground
D0–D5A	Data Output Bank A
D0-D5B	Data Output Bank B
DRA	Data Ready Bank A
NDRA	Not Data Ready Bank A
DRB	Data Ready Bank B
NDRB	Not Data Ready Bank B
D6A	Overrange Output Bank A
D6B	Overrange Output Bank B
CLK	Clock Input
NCLK	Clock Input
MINV	MSB Control Pin
LINV	LSB Control Pin
TEST	Test Control Pin
V _{R1}	Reference Voltage 1/4, nominally –0.75 V
V _{R3}	Reference Voltage 3/4, nominally -0.25 V

ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
SPT7610SIQ	−40 to +85 °C	44L Cerquad

For additional information regarding our products, please visit CADEKA at: cadeka.com

CADEKA Headquarters Loveland, Colorado

T: 970.663.5452

T: 877.663.5452 (toll free)

CADEKA, the CADEKA logo design, COMLINEAR and the COMLINEAR logo design are trademarks or registered trademarks of CADEKA Microcircuits LLC. All other brand and product names may be trademarks of their respective companies.

CADEKA reserves the right to make changes to any products and services herein at any time without notice. CADEKA does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by CADEKA; nor does the purchase, lease, or use of a product or service from CADEKA convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of CADEKA or of third parties.

Copyright ©2007-2008 by CADEKA Microcircuits LLC. All rights reserved.



10