TJA1021

LIN 2.1/SAE J2602 transceiver

Rev. 05 — 22 October 2009

Product data sheet

1. General description

The TJA1021 is the interface between the Local Interconnect Network (LIN) master/slave protocol controller and the physical bus in a LIN. It is primarily intended for in-vehicle sub-networks using baud rates from 1 kBd up to 20 kBd and is LIN 2.1/SAE J2602 compliant. The TJA1021 is pin-to-pin compatible with the TJA1020 with an improved ElectroStatic Discharge (ESD) specification.

The transmit data stream of the protocol controller at the transmit data input (TXD) is converted by the TJA1021 into a bus signal with optimized slew rate and wave shaping to minimize ElectroMagnetic Emission (EME). The LIN bus output pin is pulled HIGH via an internal termination resistor. For a master application, an external resistor in series with a diode should be connected between pin INH or pin V_{BAT} and pin LIN. The receiver detects the data stream at the LIN bus input pin and transfers it via pin RXD to the microcontroller.

In Sleep mode, the power consumption of the TJA1021 is very low. In failure modes, the power consumption is reduced to a minimum.

2. Features

2.1 General

- LIN 2.1/SAE J2602 compliant
- Baud rate up to 20 kBd
- Very low ElectroMagnetic Emission (EME)
- High ElectroMagnetic Immunity (EMI)
- Passive behavior in unpowered state
- Input levels compatible with 3.3 V and 5 V devices
- Integrated termination resistor for LIN slave applications
- Wake-up source recognition (local or remote)
- Supports K-line like functions
- Pin-to-pin compatible with TJA1020

2.2 Low power management

Very low current consumption in Sleep mode with local and remote wake-up

2.3 Protection mechanisms

- High ESD robustness: ±6 kV according to IEC 61000-4-2 for pins LIN, V_{BAT} and WAKE_N
- Transmit data (TXD) dominant time-out function



LIN 2.1/SAE J2602 transceiver

- Bus terminal and battery pin protected against transients in the automotive environment (ISO 7637)
- Bus terminal short-circuit proof to battery and ground
- Thermally protected

3. Quick reference data

Table 1. Quick reference data

 $V_{BAT} = 5.5 \text{ V}$ to 27 V; $T_{vj} = -40 \,^{\circ}\text{C}$ to $+150 \,^{\circ}\text{C}$; $R_{L(LIN\text{-}VBAT)} = 500 \,\Omega$; all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at $V_{BAT} = 12 \,\text{V}$; unless otherwise specified. [1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{BAT}	supply voltage on pin V_{BAT}	with respect to GND	-0.3	-	+40	V
I _{BAT}	supply current on pin V _{BAT}	Sleep mode; $V_{LIN} = V_{BAT}$; $V_{WAKE_N} = V_{BAT}$; $V_{TXD} = 0 \text{ V}$; $V_{SLP_N} = 0 \text{ V}$	2	7	10	μΑ
		Standby mode; bus recessive $V_{INH} = V_{BAT}$; $V_{LIN} = V_{BAT}$; $V_{WAKE_N} = V_{BAT}$; $V_{TXD} = 0 \ V$; $V_{SLP_N} = 0 \ V$	150	450	1000	μА
		Standby mode; bus dominant $V_{BAT} = 12 \text{ V}$; $V_{INH} = 12 \text{ V}$; $V_{LIN} = 0 \text{ V}$ $V_{WAKE_N} = 12 \text{ V}$; $V_{TXD} = 0 \text{ V}$; $V_{SLP_N} = 0 \text{ V}$	300	800	1200	μΑ
		Normal mode; bus recessive $V_{INH} = V_{BAT}$; $V_{LIN} = V_{BAT}$; $V_{WAKE_N} = V_{BAT}$; $V_{TXD} = 5 \text{ V}$; $V_{SLP_N} = 5 \text{ V}$	300	800	1600	μΑ
		Normal mode; bus dominant; $V_{BAT} = 12 \text{ V}; V_{INH} = 12 \text{ V}; V_{WAKE_N} = 12 \text{ V};$ $V_{TXD} = 0 \text{ V}; V_{SLP_N} = 5 \text{ V}$	1	2	4	mA
V_{LIN}	voltage on pin LIN	with respect to GND, V_{BAT} and V_{WAKE_N}	-40	-	+40	V
T _{vj}	virtual junction temperature		<mark>[2]</mark> –40	-	+150	°C

^[1] All parameters are guaranteed by design over the virtual junction temperature range. Products are 100 % tested at 125 °C ambient temperature on wafer level (pre-testing). Cased products are 100 % tested at 25 °C ambient temperature (final testing). Both pre-testing and final testing use correlated test conditions to cover the specified temperature and power supply voltage range.

4. Ordering information

Table 2. Ordering information


Type number[1]	Package	Package									
	Name	Description	Version								
TJA1021T/10; TJA1021T/20	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1								
TJA1021TK/20	HVSON8	plastic thermal enhanced very small outline package; 8 leads; body width 3 mm; lead pitch 0.65 mm	SOT782-1								

^[1] TJA1021T/10: for the low slope version that supports baud rates up to 10.4 kBd (SAE J2602); TJA1021T/20 and TJA1021TK/20: for the normal slope version that supports baud rates up to 20 kBd.

^[2] Junction temperature in accordance with IEC 60747-1. An alternative definition is: $T_{vj} = T_{amb} + P \times R_{th(vj-a)}$, where $R_{th(vj-a)}$ is a fixed value. The rating for T_{vj} limits the allowable combinations of power dissipation (P) and ambient temperature (T_{amb}).

LIN 2.1/SAE J2602 transceiver

5. Block diagram




LIN 2.1/SAE J2602 transceiver

4 of 25

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
RXD	1	receive data output (open-drain); active LOW after a wake-up event
SLP_N	2	sleep control input (active LOW); controls inhibit output; resets wake-up source flag on TXD and wake-up request on RXD
WAKE_N	3	local wake-up input (active LOW); negative edge triggered
TXD	4	transmit data input; active LOW output after a local wake-up event
GND	5	ground
LIN	6	LIN bus line input/output
V_{BAT}	7	battery supply
INH	8	battery related inhibit output for controlling an external voltage regulator; active HIGH after a wake-up event

7. Functional description

The TJA1021 is the interface between the LIN master/slave protocol controller and the physical bus in a Local Interconnect Network (LIN). The TJA1021 is LIN 2.1/SAE J2602 compliant and provides optimum ElectroMagnetic Compatibility (EMC) performance due to wave shaping of the LIN output.

The /20 versions of the TJA1021 are optimized for the maximum specified LIN transmission speed of 20 kBd; the /10 version of the TJA1021 is optimized for the LIN transmission speed of 10.4 kBd as specified by the SAE J2602.

7.1 Operating modes

The TJA1021 supports modes for normal operation (Normal mode), power-up (Power-on mode) and very-low-power operation (Sleep mode). An intermediate wake-up mode between Sleep and Normal modes is also supported (Standby mode). Figure 3 shows the state diagram.

LIN 2.1/SAE J2602 transceiver




Table 4. Operating modes

Mode	SLP_N	TXD (output)	RXD	INH	Transmitter	Remarks
Sleep mode	0	weak pull-down	floating	floating	off	no wake-up request detected
Standby ^[1] mode	0	weak pull-down if remote wake-up; strong pull-down if local wake-up[2]	LOW[3]	HIGH	off	wake-up request detected; in this mode the microcontroller can read the wake-up source: remote or local wake-up
Normal mode	1	HIGH: recessive state LOW: dominant state	HIGH: recessive state LOW: dominant state	HIGH	Normal mode	[2][3][4]
Power-on mode	0	weak pull-down	floating	HIGH	off	<u>[5]</u>
		·	·			·

^[1] Standby mode is entered automatically upon any local or remote wake-up event during Sleep mode. Pin INH and the 30 k Ω termination resistor at pin LIN are switched on.

^[2] The internal wake-up source flag (set if a local wake-up did occur and fed to pin TXD) will be reset after a positive edge on pin SLP_N.

^{3]} The wake-up interrupt (on pin RXD) is released after a positive edge on pin SLP_N.

^[4] Normal mode is entered after a positive edge on SLP_N. As long as TXD is LOW, the transmitter is off. In the event of a short-circuit to ground on pin TXD, the transmitter will be disabled.

LIN 2.1/SAE J2602 transceiver

[5] Power-on mode is entered after switching on V_{BAT}.

7.2 Sleep mode

This mode is the most power-saving mode of the TJA1021. Despite its extreme low current consumption, the TJA1021 can still be woken up remotely via pin LIN, or woken up locally via pin WAKE_N, or activated directly via pin SLP_N. Filters at the inputs of the receiver (LIN), of pin WAKE_N and of pin SLP_N prevent unwanted wake-up events due to automotive transients or EMI. All wake-up events have to be maintained for a certain time period (twake(dom)LIN, twake(dom)WAKE_N and tqotonorm).

Sleep mode is initiated by a falling edge on pin SLP_N in Normal mode. To enter Sleep mode successfully (INH becomes floating), the sleep command (pin SLP_N = LOW) must be maintained for at least $t_{qotosleep}$.

In Sleep mode the internal slave termination between pins LIN and V_{BAT} is disabled to minimize the power dissipation in the event that pin LIN is short-circuited to ground. Only a weak pull-up between pins LIN and V_{BAT} is present.

Sleep mode can be activated independently from the actual level on pin LIN, pin TXD or pin WAKE_N. So it is guaranteed that the lowest power consumption is achievable even in case of a continuous dominant level on pin LIN or a continuous LOW on pin WAKE_N.

When V_{BAT} drops below the power-on-reset threshold $V_{th(POR)L}$, the TJA1021 enters Sleep mode.

7.3 Standby mode

Standby mode is entered automatically whenever a local or remote wake-up occurs while the TJA1021 is in Sleep mode. These wake-up events activate pin INH and enable the slave termination resistor at the pin LIN. As a result of the HIGH condition on pin INH the voltage regulator and the microcontroller can be activated.

Standby mode is signalled by a LOW-level on pin RXD which can be used as an interrupt for the microcontroller.

In Standby mode (pin SLP_N is still LOW), the condition of pin TXD (weak pull-down or strong pull-down) indicates the wake-up source: weak pull-down for a remote wake-up request and strong pull-down for a local wake-up request.

Setting pin SLP N HIGH during Standby mode results in the following events:

- An immediate reset of the wake-up source flag; thus releasing the possible strong pull-down at pin TXD before the actual mode change (after t_{qotonorm}) is performed
- A change into Normal mode if the HIGH level on pin SLP_N has been maintained for a certain time period (t_{aotonorm})
- An immediate reset of the wake-up request signal on pin RXD

7.4 Normal mode

In Normal mode the TJA1021 is able to transmit and receive data via the LIN bus line. The receiver detects the data stream at the LIN bus input pin and transfers it via pin RXD to the microcontroller (see <u>Figure 1</u>): HIGH at a recessive level and LOW at a dominant level on the bus. The receiver has a supply-voltage related threshold with hysteresis and an

LIN 2.1/SAE J2602 transceiver

integrated filter to suppress bus line noise. The transmit data stream of the protocol controller at the TXD input is converted by the transmitter into a bus signal with optimized slew rate and wave shaping to minimize EME. The LIN bus output pin is pulled HIGH via an internal slave termination resistor. For a master application an external resistor in series with a diode should be connected between pin INH or V_{BAT} on one side and pin LIN on the other side (see Figure 6).

When in Sleep, Standby or Power-up mode, the TJA1021 enters Normal mode whenever a HIGH level on pin SLP_N is maintained for a time of at least t_{gotonorm}.

The TJA1021 switches to Sleep mode in case of a LOW-level on pin SLP_N, maintained for a time of at least t_{gotosleep}.

7.5 Wake-up

When V_{BAT} exceeds the power-on-reset threshold voltage $V_{th(POR)H}$, the TJA1021 enters Power-on mode. Though the TJA1021 is powered-up and INH is HIGH, both the transmitter and receiver are still inactive. If SLP_N = 1 for t > $t_{gotonorm}$, the TJA1021 enters Normal mode.

There are three ways to wake-up a TJA1021 which is in Sleep mode:

- 1. Remote wake-up via a dominant bus state of at least twake(dom)LIN
- 2. Local wake-up via a negative edge at pin WAKE_N
- 3. Mode change (pin SLP_N is HIGH) from Sleep mode to Normal mode

7.6 Remote and local wake-up

A falling edge at pin LIN followed by a LOW level maintained for a certain time period $(t_{wake(dom)LIN})$ and a rising edge at pin LIN respectively (see <u>Figure 4</u>) results in a remote wake-up. It should be noted that the time period $t_{wake(dom)LIN}$ is measured either in Normal mode while TXD is HIGH, or in Sleep mode irrespective of the status of pin TXD.

A falling edge at pin WAKE_N followed by a LOW level maintained for a certain time period ($t_{wake(dom)WAKE_N}$) results in a local wake-up. The pin WAKE_N provides an internal pull-up towards pin V_{BAT} . In order to prevent EMI issues, it is recommended to connect an unused pin WAKE_N to pin V_{BAT} .

After a local or remote wake-up, pin INH is activated (it goes HIGH) and the internal slave termination resistor is switched on. The wake-up request is indicated by a LOW active wake-up request signal on pin RXD to interrupt the microcontroller.

7.7 Wake-up via mode transition

It is also possible to set pin INH HIGH with a mode transition towards Normal mode via pin SLP_N. This is useful for applications with a continuously powered microcontroller.

7.8 Wake-up source recognition

The TJA1021 can distinguish between a local wake-up request on pin WAKE_N and a remote wake-up request via a dominant bus state. 'A local wake-up request sets the wake-up source flag. The wake-up source can be read on pin TXD in the Standby mode. If an external pull-up resistor on pin TXD to the power supply voltage of the microcontroller

LIN 2.1/SAE J2602 transceiver

has been added, a HIGH level indicates a remote wake-up request (weak pull-down at pin TXD) and a LOW level indicates a local wake-up request (strong pull-down at pin TXD; much stronger than the external pull-up resistor).

The wake-up request flag (signalled on pin RXD) as well as the wake-up source flag (signalled on pin TXD) are reset immediately after the microcontroller sets pin SLP_N HIGH.

7.9 TXD dominant time-out function

A TXD dominant time-out timer circuit prevents the bus line from being driven to a permanent dominant state (blocking all network communication) if pin TXD is forced permanently LOW by a hardware and/or software application failure. The timer is triggered by a negative edge on pin TXD. If the duration of the LOW-level on pin TXD exceeds the internal timer value ($t_{to(dom)TXD}$), the transmitter is disabled, driving the bus line into a recessive state. The timer is reset by a positive edge on pin TXD.

7.10 Fail-safe features

Pin TXD provides a pull-down to GND in order to force a predefined level on input pin TXD in case the pin TXD is unsupplied.

Pin SLP_N provides a pull-down to GND in order to force the transceiver into Sleep mode in case the pin SLP_N is unsupplied.

Pin RXD is set floating in case of lost power supply on pin V_{BAT}.


The current of the transmitter output stage is limited in order to protect the transmitter against short circuit to pins V_{BAT} or GND.

A loss of power (pins V_{BAT} and GND) has no impact on the bus line and the microcontroller. There are no reverse currents from the bus. The LIN transceiver can be disconnected from the power supply without influencing the LIN bus.

The output driver at pin LIN is protected against overtemperature conditions. If the junction temperature exceeds the shutdown junction temperature $T_{j(sd)}$, the thermal protection circuit disables the output driver. The driver is enabled again when the junction temperature has dropped below $T_{i(sd)}$ and a recessive level is present at pin TXD.

If V_{BAT} drops below $V_{th(VBATL)L}$, a protection circuit disables the output driver. The driver is enabled again when $V_{BAT} > V_{th(VBATL)H}$ and a recessive level is present at pin TXD.

LIN 2.1/SAE J2602 transceiver



LIN 2.1/SAE J2602 transceiver

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to pin GND; unless otherwise specified. Positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Max	Unit
V_{BAT}	supply voltage on pin V_{BAT}	with respect to GND	-0.3	+40	V
V_{TXD}	voltage on pin TXD	I _{TXD} no limitation	-0.3	+6	V
		I _{TXD} < 500 μA	-0.3	+7	V
V_{RXD}	voltage on pin RXD	I _{RXD} no limitation	-0.3	+6	V
		I _{RXD} < 500 μA	-0.3	+7	V
V_{SLP_N}	voltage on pin SLP_N	I _{SLP_N} no limitation	-0.3	+6	V
		I _{SLP_N} < 500 μA	-0.3	+7	V
V_{LIN}	voltage on pin LIN	with respect to GND, V_{BAT} and $V_{\text{WAKE_N}}$	-40	+40	V
V_{WAKE_N}	voltage on pin WAKE_N		-0.3	+40	V
I _{WAKE_N}	current on pin WAKE_N	only relevant if $V_{WAKE_N} < V_{GND} - 0.3$; current will flow into pin GND	-15	-	mA
V_{INH}	voltage on pin INH		-0.3	V _{BAT} +0.3	V
I _{O(INH)}	output current on pin INH		-50	+15	mΑ
T_{vj}	virtual junction temperature		<u>[1]</u> –40	+150	°C
T _{stg}	storage temperature		-55	+150	°C
V_{ESD}	electrostatic discharge voltage				
	according to IEC 61000-4-2		[2] _	-	kV
	human body model	on pins WAKE_N, LIN, V_{BAT} and INH	<u>[3]</u> –8	+8	kV
		on pins RXD, SLP_N and TXD	<u>[3]</u> –2	+2	kV
	charge device model	all pins	-750	+750	V
	machine model	all pins	<u>[4]</u> –200	+200	V

^[1] Junction temperature in accordance with IEC 60747-1. An alternative definition is: $T_j = T_{amb} + P \times R_{th(j-a)}$, where $R_{th(j-a)}$ is a fixed value. The rating for T_{vj} limits the allowable combinations of power dissipation (P) and ambient temperature (T_{amb}).

9. Thermal characteristics

Table 6. Thermal characteristics

According to IEC 60747-1.

Symbol	Parameter	Conditions	Тур	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	SO8 package; in free air	145	K/W
		HVSON8 package; in free air	50	K/W

^[2] Equivalent to discharging a 150 pF capacitor through a 330 Ω resistor. ESD performance of ±6 kV for pins LIN, V_{BAT} and WAKE_N is verified by an external test house.

^[3] Equivalent to discharging a 100 pF capacitor through a 1.5 k Ω resistor.

^[4] Equivalent to discharging a 200 pF capacitor through a 10 Ω resistor and a 0.75 μ H coil.

LIN 2.1/SAE J2602 transceiver

10. Static characteristics

Table 7. Static characteristics

 $V_{BAT} = 5.5 \text{ V}$ to 27 V; $T_{vj} = -40 \,^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$; $R_{L(LIN\text{-}VBAT)} = 500 \,\Omega$; all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at $V_{BAT} = 12 \,\text{V}$; unless otherwise specified. [1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply						
I _{BAT}	supply current on pin V_{BAT}	Sleep mode; $V_{LIN} = V_{BAT}$; $V_{WAKE_N} = V_{BAT}$; $V_{TXD} = 0 \text{ V}$; $V_{SLP_N} = 0 \text{ V}$	2	7	10	μΑ
		Standby mode; bus recessive; $V_{INH} = V_{BAT}$; $V_{LIN} = V_{BAT}$; $V_{WAKE_N} = V_{BAT}$; $V_{TXD} = 0$ V; $V_{SLP_N} = 0$ V	150	450	1000	μΑ
		Standby mode; bus dominant; $V_{BAT} = 12 \text{ V}; V_{INH} = 12 \text{ V};$ $V_{LIN} = 0 \text{ V}; V_{WAKE_N} = 12 \text{ V};$ $V_{TXD} = 0 \text{ V}; V_{SLP_N} = 0 \text{ V}$	300	800	1200	μА
Power on re		Normal mode; bus recessive; $V_{INH} = V_{BAT}$; $V_{LIN} = V_{BAT}$; $V_{WAKE_N} = V_{BAT}$; $V_{TXD} = 5 V$; $V_{SLP_N} = 5 V$	300	800	1600	μА
		Normal mode; bus dominant; $V_{BAT} = 12 \text{ V}; V_{INH} = 12 \text{ V};$ $V_{WAKE_N} = 12 \text{ V}; V_{TXD} = 0 \text{ V};$ $V_{SLP_N} = 5 \text{ V}$	1	2	4	mA
Power-on re	eset					
$V_{th(POR)L}$	LOW-level power-on reset threshold voltage	power-on reset	1.6	3.1	3.9	V
$V_{th(POR)H}$	HIGH-level power-on reset threshold voltage		2.3	3.4	4.3	V
$V_{hys(POR)}$	power-on reset hysteresis voltage		0.05	0.3	1	V
$V_{th(VBATL)L}$	LOW-level V _{BAT} LOW threshold voltage		3.9	4.4	4.7	V
$V_{th(VBATL)H}$	HIGH-level V _{BAT} LOW threshold voltage		4.2	4.7	4.9	V
V _{hys(VBATL)}	V _{BAT} LOW hysteresis voltage		0.05	0.3	1	V
Pin TXD						
V _{IH}	HIGH-level input voltage		2	-	7	V
V _{IL}	LOW-level input voltage		-0.3	-	+0.8	V
V _{hys}	hysteresis voltage		50	200	400	mV
R _{PD(TXD)}	pull-down resistance on pin TXD	$V_{TXD} = 5 V$	140	500	1200	kΩ
I _{IL}	LOW-level input current	$V_{TXD} = 0 V$	-5	-	+5	μΑ
I _{OL}	LOW-level output current	local wake-up request; Standby mode; V _{WAKE_N} = 0 V;	1.5	-	-	mA

LIN 2.1/SAE J2602 transceiver

 Table 7.
 Static characteristics ...continued

 $V_{BAT} = 5.5 \text{ V}$ to 27 V; $T_{vj} = -40 \,^{\circ}\text{C}$ to $+150 \,^{\circ}\text{C}$; $R_{L(LIN\text{-}VBAT)} = 500 \,\Omega$; all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at $V_{BAT} = 12 \,\text{V}$; unless otherwise specified. [1]

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Pin SLP_N							
V _{IH}	HIGH-level input voltage			2	-	7	V
V _{IL}	LOW-level input voltage			-0.3	-	+0.8	V
V _{hys}	hysteresis voltage			50	200	400	mV
R _{PD(SLP_N)}	pull-down resistance on pin SLP_N	$V_{SLP_N} = 5 V$		140	500	1200	kΩ
I _{IL}	LOW-level input current	$V_{SLP_N} = 0 V$		-5	0	+5	μΑ
Pin RXD (op	en-drain)						
I _{OL}	LOW-level output current	Normal mode; $V_{LIN} = 0 \text{ V}; V_{RXD} = 0.4 \text{ V}$		1.5	-	-	mA
I _{LH}	HIGH-level leakage current	Normal mode; $V_{LIN} = V_{BAT}$; $V_{RXD} = 5 \text{ V}$		- 5	0	+5	μΑ
Pin WAKE_N	I						
V_{IH}	HIGH-level input voltage			V _{BAT} – 1	-	V _{BAT} + 0.3	V
V_{IL}	LOW-level input voltage			-0.3	-	$V_{BAT} - 3.3$	V
I _{pu(L)}	LOW-level pull-up current	$V_{WAKE_N} = 0 V$		-30	-12	–1	μΑ
I _{LH}	HIGH-level leakage current	$V_{\text{WAKE}_N} = 27 \text{ V}; V_{\text{BAT}} = 27 \text{ V}$		-5	0	+5	μΑ
Pin INH							
$R_{sw(VBAT-INH)}$	switch-on resistance between pins V _{BAT} and INH	Standby; Normal and Power-on modes; $I_{INH} = -15 \text{ mA}$; $V_{BAT} = 12 \text{ V}$		-	20	50	Ω
I _{LH}	HIGH-level leakage current	Sleep mode; $V_{INH} = 27 \text{ V}; V_{BAT} = 27 \text{ V}$		- 5	0	+5	μΑ
Pin LIN							
I _{BUS_LIM}	current limitation for driver dominant state	$V_{BAT} = 18 \text{ V}; V_{LIN} = 18 \text{ V}; V_{TXD} = 0 \text{ V}$		40	-	100	mA
R _{pu}	pull-up resistance	Sleep mode; V _{SLP_N} = 0 V		50	160	250	$k\Omega$
I _{BUS_PAS_rec}	receiver recessive input leakage current	$V_{LIN} = 27 \text{ V}; V_{BAT} = 5.5 \text{ V}; V_{TXD} = 5 \text{ V}$		-	-	1	μΑ
I _{BUS_PAS_dom}	receiver dominant input leakage current including pull-up resistor	Normal mode; $V_{TXD} = 5 \text{ V}$; $V_{LIN} = 0 \text{ V}$; $V_{BAT} = 12 \text{ V}$		-600	-	-	μΑ
V _{SerDiode}	voltage drop at the serial diodes	in pull-up path with $R_{slave};$ $I_{SerDiode} = 10 \; \mu A$	[2][3]	0.4	-	1.0	V
$I_{L(log)}$	loss of ground leakage current	$V_{BAT} = 27 \text{ V}; V_{LIN} = 0 \text{ V}$		-750	-	+10	μΑ
$I_{L(lob)}$	loss of battery leakage current	$V_{BAT} = 0 \text{ V}; V_{LIN} = 27 \text{ V}$		-	-	1	μΑ

LIN 2.1/SAE J2602 transceiver

Table 7. Static characteristics ... continued

 $V_{BAT} = 5.5 \text{ V}$ to 27 V; $T_{vj} = -40 \,^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$; $R_{L(LIN\text{-}VBAT)} = 500 \,\Omega$; all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at $V_{BAT} = 12 \,\text{V}$; unless otherwise specified. [1]

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$V_{th(dom)RX}$	receiver dominant threshold voltage			-	-	$0.4V_{BAT}$	V
$V_{th(rec)RX}$	receiver recessive threshold voltage			0.6V _{BAT}	-	-	V
V _{th(RX)cntr}	center receiver threshold voltage	$V_{th(RX)AV} = (V_{th(rec)RX} + V_{th(dom)RX}) / 2$		0.475V _{BAT}	0.5V _{BAT}	0.525V _{BAT}	V
$V_{th(hys)RX}$	receiver hysteresis threshold voltage	$V_{th(hys)RX} = V_{th(rec)RX} - V_{th(dom)RX}$		-	-	0.175V _{BAT}	V
R _{slave}	slave resistance	connected between pins LIN and V_{BAT} ; $V_{LIN} = 0 \text{ V}$; $V_{BAT} = 12 \text{ V}$		20	30	47	kΩ
C _{LIN}	capacitance on pin LIN		[2][3]	-	-	30	pF
$V_{o(dom)}$	dominant output voltage	Normal mode; $V_{TXD} = 0 V$; $V_{BAT} = 7.0 V$		-	-	1.4	V
		Normal mode; $V_{TXD} = 0 V$; $V_{BAT} = 18 V$		-	-	2.0	V
Thermal shu	utdown						
$T_{j(sd)}$	shutdown junction temperature		[2][3]	150	175	200	°C

^[1] All parameters are guaranteed by design over the virtual junction temperature range. Products are 100 % tested at 125 °C ambient temperature on wafer level (pre-testing). Cased products are 100 % tested at 25 °C ambient temperature (final testing). Both pre-testing and final testing use correlated test conditions to cover the specified temperature and power supply voltage range.

11. Dynamic characteristics

Table 8. Dynamic characteristics

 $V_{BAT} = 5.5 \text{ V}$ to 18 V; $T_{vj} = -40 \,^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$; $R_{L(LIN\text{-}VBAT)} = 500 \,\Omega$; all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at $V_{BAT} = 12 \,\text{V}$; see Figure 5; unless otherwise specified. [1]

Symbol	Parameter	Conditions	ı	Min	Тур	Max	Unit
Duty cycles							
δ1	duty cycle 1	$\begin{array}{l} V_{th(rec)(max)} = 0.744 \times V_{BAT}; \\ V_{th(dom)(max)} = 0.581 \times V_{BAT}; \\ t_{bit} = 50~\mu s; ~V_{BAT} = 7~V~to~18~V \end{array}$	[2][3][4][7] (0.396	-	-	
		$\begin{array}{l} V_{th(rec)(max)} = 0.76 \times V_{BAT}; \\ V_{th(dom)(max)} = 0.593 \times V_{BAT}; \\ t_{bit} = 50 \; \mu s; \; V_{BAT} = 5.5 \; V \; to \; 7.0 \; V \end{array}$	[2][3][4][7] (0.396	-	-	
δ2	duty cycle 2	$\begin{split} &V_{th(rec)(min)} = 0.422 \times V_{BAT}; \\ &V_{th(dom)(min)} = 0.284 \times V_{BAT}; \\ &t_{bit} = 50~\mu s; ~V_{BAT} = 7.6~V~to~18~V \end{split}$	[2][4][5][7]	-	-	0.581	
		$\begin{split} &V_{th(rec)(min)} = 0.41 \times V_{BAT}; \\ &V_{th(dom)(min)} = 0.275 \times V_{BAT}; \\ &t_{bit} = 50~\mu s; ~V_{BAT} = 6.1~V~to~7.6~V \end{split}$	[2][4][5][7]	-	-	0.581	

^[2] Guaranteed by design.

^[3] Not tested.

LIN 2.1/SAE J2602 transceiver

 Table 8.
 Dynamic characteristics ...continued

 $V_{BAT} = 5.5 \text{ V}$ to 18 V; $T_{vj} = -40 \,^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$; $R_{L(LIN\text{-}VBAT)} = 500 \,\Omega$; all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at $V_{BAT} = 12 \,\text{V}$; see <u>Figure 5</u>; unless otherwise specified. [1]

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
δ3	duty cycle 3	$\begin{split} &V_{th(rec)(max)} = 0.778 \times V_{BAT}; \\ &V_{th(dom)(max)} = 0.616 \times V_{BAT}; \\ &t_{bit} = 96~\mu s; ~V_{BAT} = 7~V~to~18~V \end{split}$	[3][4][7]	0.417	-	-	
		$\begin{split} &V_{th(rec)(max)} = 0.797 \times V_{BAT}; \\ &V_{th(dom)(max)} = 0.630 \times V_{BAT}; \\ &t_{bit} = 96~\mu s; V_{BAT} = 5.5~V~to~7~V \end{split}$	[3][4][7]	0.417	-	-	
δ4	duty cycle 4	$\begin{split} &V_{th(rec)(min)} = 0.389 \times V_{BAT}; \\ &V_{th(dom)(min)} = 0.251 \times V_{BAT}; \\ &t_{bit} = 96~\mu\text{s}; \ V_{BAT} = 7.6~V~to~18~V \end{split}$	[4][5][7]	-	-	0.590	
		$\begin{split} &V_{th(rec)(min)} = 0.378 \times V_{BAT}; \\ &V_{th(dom)(min)} = 0.242 \times V_{BAT}; \\ &t_{bit} = 96~\mu s; ~V_{BAT} = 6.1~V~to~7.6~V \end{split}$	[4][5][7]	-	-	0.590	
Timing characte	ristics						
t _f	fall time		[2][4]		-	22.5	μs
t _r	rise time		[2][4]	-	-	22.5	μs
$\Delta t_{(\text{r-f})}$	difference between rise and fall time	V _{BAT} = 7.3 V	[2][4]	-5	-	+5	μs
t _{PD(TX)}	transmitter propagation delay		[2]	-	-	6	μs
t _{PD(TX)sym}	transmitter propagation delay symmetry			-2.5	-	+2.5	μs
$t_{PD(RX)}$	receiver propagation delay		[6]	-	-	6	μs
t _{PD(RX)sym}	receiver propagation delay symmetry		<u>[6]</u>	-2	-	+2	μs
t _{wake(dom)LIN}	dominant wake-up time on pin LIN	Sleep mode		30	80	150	μs
$t_{wake(dom)WAKE_N}$	dominant wake-up time on pin WAKE_N	Sleep mode		7	30	50	μs
t _{gotonorm}	go to normal time	time period for mode change from Sleep, Power-on or Standby mode into Normal mode		2	5	10	μs
t _{init(norm)}	normal mode initialization time			5	-	20	μs
tgotosleep	go to sleep time	time period for mode change from Normal slope mode into Sleep mode		2	5	10	μs
$t_{to(dom)TXD}$	TXD dominant time-out time	$V_{TXD} = 0 V$		27	55	90	ms

^[1] All parameters are guaranteed by design over the virtual junction temperature range. Products are 100 % tested at 125 °C ambient temperature on wafer level (pre-testing). Cased products are 100 % tested at 25 °C ambient temperature (final testing). Both pre-testing and final testing use correlated test conditions to cover the specified temperature and power supply voltage range.

[3]
$$\delta I, \delta 3 = \frac{t_{bus(rec)(min)}}{2 \times t_{bit}}$$


[4] Bus load conditions are: C_L = 1 nF and R_L = 1 k Ω ; C_L = 6.8 nF and R_L = 660 Ω ; C_L = 10 nF and R_L = 500 Ω .

^[2] Not applicable for the /10 version of the TJA1021.

LIN 2.1/SAE J2602 transceiver


[5]
$$\delta 2, \delta 4 = \frac{t_{bus(rec)(max)}}{2 \times t_{bit}}$$

- [6] Load condition pin RXD: C_{RXD} = 20 pF and R_{RXD} = 2.4 k Ω .
- [7] For $V_{BAT} > 18 \text{ V}$ the LIN transmitter might be suppressed. If TXD is HIGH then the LIN transmitter output is recessive.




LIN 2.1/SAE J2602 transceiver

12. Application information



13. Test information



Immunity against automotive transients (malfunction and damage) in accordance with LIN EMC Test Specification / Version 1.0; August 1, 2004.

The waveforms of the applied transients are according to ISO7637-2: Draft 2002-12, test pulses 1, 2a, 3a and 3b.

13.1 Quality information


This product has been qualified to the appropriate Automotive Electronics Council (AEC) standard Q100 or Q101 and is suitable for use in automotive applications.

LIN 2.1/SAE J2602 transceiver

14. Package outline

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.20 0.19	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

	OUTLINE VERSION	REFERENCES			EUROPEAN	ISSUE DATE	
		IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
	SOT96-1	076E03	MS-012				99-12-27 03-02-18

Fig 8. Package outline SOT96-1 (SO8)

LIN 2.1/SAE J2602 transceiver




Fig 9. Package outline SOT782-1 (HVSON8)

LIN 2.1/SAE J2602 transceiver

15. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

16.3 Wave soldering

Key characteristics in wave soldering are:

LIN 2.1/SAE J2602 transceiver

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 10</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 9 and 10

Table 9. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm³)		
	< 350	≥ 350	
< 2.5	235	220	
≥ 2.5	220	220	


Table 10. Lead-free process (from J-STD-020C)

Package reflow temperature (°C) Volume (mm³)				
260	260	260		
260	250	245		
250	245	245		
	Volume (mm³) < 350 260 260	Volume (mm³) < 350		

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 10.

LIN 2.1/SAE J2602 transceiver



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

LIN 2.1/SAE J2602 transceiver

17. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
TJA1021_5	20091022	Product data sheet	-	TJA1021_4
Modifications:	cations: • HVSON package added			
TJA1021_4	20090119	Product data sheet	-	TJA1021_3
TJA1021_3	20071008	Product data sheet	-	TJA1021_2
TJA1021_2	20070903	Preliminary data sheet	-	TJA1021_1
TJA1021_1	20061016	Objective data sheet	-	-

LIN 2.1/SAE J2602 transceiver

18. Legal information

18.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

18.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Bare die — All die are tested on compliance with their related technical specifications as stated in this data sheet up to the point of wafer sawing and are handled in accordance with the NXP Semiconductors storage and transportation conditions. If there are data sheet limits not guaranteed, these will be separately indicated in the data sheet. There are no post-packing tests performed on individual die or wafers.

NXP Semiconductors has no control of third party procedures in the sawing, handling, packing or assembly of the die. Accordingly, NXP Semiconductors assumes no liability for device functionality or performance of the die or systems after third party sawing, handling, packing or assembly of the die. It is the responsibility of the customer to test and qualify their application in which the die is used

All die sales are conditioned upon and subject to the customer entering into a written die sale agreement with NXP Semiconductors through its legal department.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

LIN 2.1/SAE J2602 transceiver

19. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

□ NXP B.V. 2009. All rights reserved.

LIN 2.1/SAE J2602 transceiver

20. Contents

1	General description	. 1
2	Features	. 1
2.1	General	. 1
2.2	Low power management	
2.3	Protection mechanisms	
3	Quick reference data	. 2
4	Ordering information	. 2
5	Block diagram	. 3
6	Pinning information	. 4
6.1	Pinning	
6.2	Pin description	. 4
7	Functional description	. 4
7.1	Operating modes	
7.2	Sleep mode	
7.3	Standby mode	
7.4	Normal mode	
7.5 7.6	Wake-up	
7.6 7.7	Wake-up via mode transition	
7.7 7.8	Wake-up source recognition	
7.9	TXD dominant time-out function	. 8
7.10	Fail-safe features	
8	Limiting values	
9	Thermal characteristics	10
10	Static characteristics	11
11	Dynamic characteristics	13
12	Application information	16
13	Test information	16
13.1	Quality information	16
14	Package outline	17
15	Handling information	19
16	Soldering of SMD packages	19
16.1	Introduction to soldering	19
16.2	Wave and reflow soldering	19
16.3	Wave soldering	19
16.4	Reflow soldering	20
17	Revision history	22
18	Legal information	23
18.1	Data sheet status	23
18.2	Definitions	23
18.3	Disclaimers	
18.4	Trademarks	
19	Contact information	
20	Contents	25

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 22 October 2009

Document identifier: TJA1021_5