

Ηοπι

IP4777CZ38

DVI and HDMI interface ESD protection, DDC buffering, hot plug control and backdrive protection

Rev. 02 — 12 February 2009

Product data sheet

1. General description

The IP4777CZ38 is designed for HDMI transmitter host interface protection. The IP4777CZ38 includes DDC buffering and decoupling, hot plug detect, backdrive protection, CEC slew rate control, and high-level ESD protection diodes for the TMDS lines.

The DDC lines use a new buffering concept which decouples the internal capacitive load from the external capacitive load. This allows greater design flexibility of the DDC lines with respect to the maximum load of 50 pF specified in the *HDMI 1.3 specification*. This buffering also boosts the DDC signals, allowing the use of longer HDMI cables having a higher capacitive load than 700 pF. The CEC slew rate limiter prevents ringing on the CEC line. The internal hot plug detect module simplifies the application of the HDMI transmitter to control the hot plug signal.

The DDC, hot plug and CEC lines are backdrive protected to guarantee HDMI interface signals are not pulled down if the system is powered down or enters standby mode.

All TMDS intra-pairs are protected by a special diode configuration offering a low line capacitance of 0.7 pF only (to ground) and 0.05 pF between the TMDS pairs. These diodes provide protection to components downstream from ESD voltages of up to ± 8 kV contact in accordance with the IEC 61000-4-2, level 4 standard.

2. Features

- HDMI 1.3 compliant
- Pb-free and RoHS compliant; Dark Green
- Robust ESD protection without degradation after several ESD strikes
- Low leakage even after several hundred ESD discharges
- Very high diode switching speed (ns) and low line capacitance of 0.7 pF to ground and 0.05 pF between channel can ensure signal integrity
- DDC capacitive decoupling between system side and HDMI connector side and buffering to drive cable with high capacitive load (> 700 pF)
- Hot plug detect module
- CEC ringing prevention by slew rate limiter
- All TMDS lines with integrated rail-to-rail clamping diodes with downstream ESD protection of ±8 kV in accordance with IEC 61000-4-2, level 4 standard
- Matched 0.5 mm trace spacing



 Highest integration in a small footprint, PCB-level, optimized RF routing, 38-pin TSSOP lead-free package

3. Applications

- The IP4777CZ38 can be used for a wide range of HDMI source devices, consumer and computing electronics e.g.:
 - SD and HD DVD player
 - Set-top box
 - PC graphic card
 - ◆ Game console
 - HDMI picture performance quality enhancer module


4. Ordering information

Table 1.Ordering information

Type number	Package				
	Name	Description	Version		
IP4777CZ38	TSSOP38	plastic thin shrink small outline package: 38 leads;	SOT510-1		
IP4777CZ38/V		body width 4.4 mm; lead pitch 0.5 mm			

DVI and HDMI interface ESD protection


5. Functional diagram



DVI and HDMI interface ESD protection

6. Pinning information

6.1 Pinning



DVI and HDMI interface ESD protection

6.2 Pin description

Table 2. Pin description						
Symbol	Pin		Description			
	IP4777CZ38	IP4777CZ38/V[1]				
V _{CC(5V0)}	1	1	supply voltage for DDC and hot plug circuits			
ENABLE	2	2	enable input for DDC and hot plug circuits			
GND	3	3	ground for DDC, hot plug and CEC circuits			
TMDS_D2+	4	4	ESD protection TMDS channel D2+			
n.c.	5	6	not connected			
TMDS_GND	6	5	ground for TMDS channel			
TMDS_D1+	7	7	ESD protection TMDS channel D1+			
n.c.	8	9	not connected			
TMDS_GND	9	8	ground for TMDS channel			
TMDS_D0+	10	10	ESD protection TMDS channel D0+			
n.c.	11	12	not connected			
TMDS_GND	12	11	ground for TMDS channel			
TMDS_CLK+	13	13	ESD protection TMDS channel CLK+			
n.c.	14	15	not connected			
TMDS_GND	15	14	ground for TMDS channel			
CEC_IN	16	16	CEC signal input to system controller			
DDC_CLK_IN	17	17	DDC clock input to system controller			
DDC_DAT_IN	18	18	DDC data input to system controller			
HOT_PLUG_DET_IN	19	19	hot plug detect input from system GPIO			
HOT_PLUG_DET_OUT	20	20	hot plug detect output to HDMI connector			
DDC_DAT_OUT	21	21	DDC data output to HDMI connector			
DDC_CLK_OUT	22	22	DDC clock output to HDMI connector			
CEC_OUT	23	23	CEC signal output to HDMI connector			
TMDS_GND	24	25	ground for TMDS channel			
TMDS_CLK-	25	24	ESD protection TMDS channel CLK-			
n.c.	26	26	not connected			
TMDS_GND	27	28	ground for TMDS channel			
TMDS_D0-	28	27	ESD protection TMDS channel D0-			
n.c.	29	29	not connected			
TMDS_GND	30	31	ground for TMDS channel			
TMDS_D1-	31	30	ESD protection TMDS channel D1-			
n.c.	32	32	not connected			
TMDS_GND	33	34	ground for TMDS channel			
TMDS_D2-	34	33	ESD protection TMDS channel D2-			
n.c.	35	35	not connected			

DVI and HDMI interface ESD protection

Symbol	Pin		Description
	IP4777CZ38	IP4777CZ38/V ^[1]	
GND	36	36	ground for DDC, hot plug and CEC circuits
V _{CC(3V3)}	37	37	supply voltage for CEC circuit
TMDS_BIAS	38	38	bias input for TMDS ESD protection. This pin must be connected to a 0.1 μF capacitor.

[1] Type number IP4777CZ38/V is pin compatible with type number IP4776CZ38.

7. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			GND - 0.5	5.5	V
VI	input voltage	input pins		GND - 0.5	5.5	V
V_{ESD}	electrostatic discharge voltage	connector side pins (to ground); IEC 61000-4-2, level 4 (contact)	[1]	-8	+8	kV
		board side pins; IEC 61000-4-2, level 1 (contact)	[2]	-2	+2	kV
P _{tot}	total power dissipation	DDC operating at 100 kHz		-	14	mW
T _{stg}	storage temperature			-55	+125	°C

[1] Connector side pins:

TMDS_D2+, TMDS_D2-, TMDS_D1+, TMDS_D1-, TMDS_D0+, TMDS_D0-TMDS_CLK+, TMDS_CLK-CEC_OUT DDC_DAT_OUT and DDC_CLK_OUT HOT_PLUG_DET_OUT [2] Board side pins:

CEC_IN DDC_DAT_IN and DDC_CLK_IN HOT_PLUG_DET_IN ENABLE

8. Static characteristics

Table 4. TMDS protection circuit

 $T_{amb} = 25 \circ C$; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Zener diode						
V _{BRzd}	Zener diode breakdown voltage	I = 1 mA	6	-	9	V
R _{dyn}	dynamic resistance	I = 1 A; IEC 61000-4-5/9				
		positive transient	-	2.4	-	Ω
		negative transient	-	1.3	-	Ω
Protection did	ode					
I _{bck}	back current	from pins TMDS_x to pin TMDS_BIAS; $V_{CC(5V0)} = 0 V; V_{CC(3V3)} = 0 V$	-	0.1	1	μA
I _{L(r)}	reverse leakage current	V _I = 3.0 V	-	1	-	μΑ
V _F	forward voltage		-	0.7	-	V
V _{CL(ch)trt(pos)}	positive transient channel clamping voltage	V _{ESD} = 8 kV per IEC 61000-4-2; voltage 30 ns after trigger	-	8	-	V
TMDS channe	el: pins TMDS_x					
$C_{ch(TMDS)}$	TMDS channel capacitance	$V_{CC(5V0)} = 5 \text{ V}; \text{ f} = 1 \text{ MHz}; \text{ V}_{bias} = 2.5 \text{ V}$	<u>[1]</u> -	0.7	-	pF
$\Delta C_{ch(TMDS)}$	TMDS channel capacitance difference	$V_{CC(5V0)}$ = 5 V; f = 1 MHz; V_{bias} = 2.5 V	<u>[1]</u> -	0.05	-	pF
C _{ch(mutual)}	mutual channel capacitance	between signal pin TMDS_x and pin n.c.; $V_{CC(5V0)} = 0 V$; f = 1 MHz; $V_{bias} = 2.5 V$	<u>[1]</u> -	0.07	-	pF

[1] This parameter is guaranteed by design.

Table 5.DDC circuit

 $V_{CC(3V3)} = 2.7 V$ to 5.5 V; $V_{CC(5V0)} = 4.5 V$ to 5.5 V; GND = 0 V; $T_{amb} = 25 °C$; unless otherwise specified.

00(373)	, , , , , , , , , , , , , , , , , , , ,			,		
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Supplies	: pins V _{CC(5V0)} and V _{CC(3V3)}					
V _{CC(5V0)}	supply voltage (5.0 V)	connector side	4.5	5.0	5.5	V
V _{CC(3V3)}	supply voltage (3.3 V)	board side	2.7	3.3	5.5	V
I _{CC(5V0)}	supply current (5.0 V)	$\label{eq:VCC(5V0)} \begin{array}{l} V_{CC(5V0)} = 5.5 \ V; \\ \texttt{both channels HIGH:} \\ \texttt{DDC}_\texttt{DAT}_\texttt{OUT} = V_{CC(5V0)}; \\ \texttt{DDC}_\texttt{CLK}_\texttt{OUT} = V_{CC(5V0)} \end{array}$	-	1.4	2.5	mA
		$\label{eq:V_CC(5V0)} \begin{array}{l} F = 5.5 V;\\ both channels LOW;\\ DDC_DAT_IN = GND;\\ DDC_CLK_IN = GND;\\ DDC_OAT_OUT = open;\\ DDC_CLK_OUT = open \end{array}$	-	1.4	2.5	mA
I _{CC(3V3)}	supply current (3.3 V)	no pull-up resistor connected to V _{CC(3V3)}	-	-	0.1	μΑ

DVI and HDMI interface ESD protection

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Board si	de: pins DDC_CLK_IN and DD	C_DAT_IN				
Used as i	nput					
V _{IH}	HIGH-level input voltage		-	410	-	mV
V _{IL}	LOW-level input voltage		-	400	-	mV
IIL	LOW-level input current	V _I = 0.2 V	-	-	70	μA
V _{IK}	input clamping voltage	l _l = -18 mA	-	-	-1.2	V
I _{LI}	input leakage current	V _I = 3.6 V	-	-	±1	μA
Ci	input capacitance	$V_I = 3 V \text{ or } 0 V$				
		$V_{CC(3V3)} = 3.3 V$	-	6	7	pF
		$V_{CC(3V3)} = 3.0 V$	-	6	7	pF
Used as	output					
V _{OL}	LOW-level output voltage	I_{OL} = 100 μ A or 3 mA	-	700	-	mV
l _{он}	HIGH-level output current	V _O = 3.6 V	-	-	10	μA
Co	output capacitance	$V_I = 3 V \text{ or } 0 V$				
		$V_{CC(3V3)} = 3.3 V$	-	6	7	pF
		$V_{CC(3V3)} = 3.0 V$	-	6	7	pF
Connect	or side: pins DDC_CLK_OUT a	and DDC_DAT_OUT				
Used as i	nput					
V _{IH}	HIGH-level input voltage		$0.7 imes V_{CC(5V0)}$	-	5.5	V
V _{IL}	LOW-level input voltage		-0.5	-	$0.3 \times V_{CC(5V0)}$	V
IIL	LOW-level input current	$V_1 = 0.2 V$	-	-	1	μA
V _{IK}	input clamping voltage	I _I = -18 mA	-	-	-1.2	V
ILI	input leakage current	V _I = 3.6 V	-	-	±1	μA
Ci	input capacitance	$V_I = 3 V \text{ or } 0 V$				
		$V_{CC(3V3)} = 3.3 V$	-	8	10	pF
		$V_{CC(3V3)} = 3.0 V$	-	8	10	pF
Used as (output					
V _{OL}	LOW-level output voltage	I_{OL} = 100 μ A or 6 mA	-	200	-	mV
он	HIGH-level output current	V _O = 3.6 V	-	-	10	μA
Co	output capacitance	$V_1 = 3 V \text{ or } 0 V$				
		V _{CC(3V3)} = 3.3 V	-	8	10	pF
		V _{CC(3V3)} = 3.0 V		8	10	pF

IP4777CZ38_2

DVI and HDMI interface ESD protection

Table 6. CEC circuit

$V_{a} = 27V_{a} = 51$	(CND - 0)/(T) =	25 °C: uplose	otherwise encoified
$V_{CC(3V3)} = 2.7 V \circ 5.5 V$	$', GND = 0 V, I_{amb} =$	25 C, uniess C	Julei wise specilieu.

from channel to ground $V_{bias} = 2.5 \text{ V}$ SRrrising slew rate $V_I > 1.8 \text{ V}$ -10N-FET ΔV_{on} on-state voltage dropN-FET state = on; $V_{CC(3V3)} = 2.5 \text{ V}; V_S = GND;$ $I_{DS} = 3 \text{ mA}$ -125Connector side: output pin CEC_OUTILOoutput leakage current $V_{bias} = 3.6 \text{ V}$ R_dyndynamic resistanceI = 1 A; IEC 61000-4-5/9Positive transient-2.4negative transient-1.3V_{CL(ch)trt(pos)}positive transient channel clamping voltage $V_{ESD} = 8 \text{ kV per IEC 61000-4-2}; Voltage 30 \text{ ns after trigger; } -8$	mbol	Parameter	Conditions	Min	Тур	Max	Unit
from channel to ground $V_{bias} = 2.5 \text{ V}$ SRrrising slew rate $V_I > 1.8 \text{ V}$ -10 N-FET ΔV_{on} on-state voltage dropN-FET state = on; $V_{CC(3V3)} = 2.5 \text{ V}; V_S = GND;$ $I_{DS} = 3 \text{ mA}$ -125Connector side: output pin CEC_OUTILOoutput leakage current $V_{bias} = 3.6 \text{ V}$ R_{dyn}dynamic resistanceI = 1 A; IEC 61000-4-5/9positive transient-2.4negative transient-1.3 $V_{CL(ch)trt(pos)}$ positive transient channel clamping voltage $V_{ESD} = 8 kV per IEC 61000-4-2; or state voltage 30 ns after trigger; or state voltage 30 ns after trigger;-$	ard side: in	put pin CEC_IN					
N-FET ΔV_{on} on-state voltage dropN-FET state = on; $V_{CC(3V3)} = 2.5 \text{ V}; \text{ V}_S = GND;$ $I_{DS} = 3 \text{ mA}$ -125Connector side: output pin CEC_OUT I_{LO} output leakage current $V_{bias} = 3.6 \text{ V}$ R_{dyn} dynamic resistanceI = 1 A; IEC 61000-4-5/9positive transient-2.4negative transient-1.3 $V_{CL(ch)trt(pos)}$ positive transient channel clamping voltage $V_{ESD} = 8 kV per IEC 61000-4-2; -8$	ch-GND)(levsh)	e		<u>[1]</u> _	14	16	pF
$ \begin{split} \Delta V_{on} & \text{on-state voltage drop} & \begin{array}{ll} N\text{-FET state = on;} \\ V_{CC(3V3)} = 2.5 \text{ V;} \text{ V}_S = \text{GND;} \\ I_{DS} = 3 \text{ mA} & \end{array} & \begin{array}{ll} 125 \\ \hline \\ \text{Connector side: output pin CEC_OUT} & \\ \hline \\ I_{LO} & \text{output leakage current} & V_{bias} = 3.6 \text{ V} & - & - \\ \hline \\ R_{dyn} & \text{dynamic resistance} & \hline \\ 1 = 1 \text{ A; IEC 61000-4-5/9} & \\ \hline \\ positive transient & - & 2.4 \\ \hline \\ negative transient & - & 1.3 \\ \hline \\ V_{CL(ch)trt(pos)} & \text{positive transient channel} \\ clamping voltage & \begin{array}{ll} V_{ESD} = 8 \text{ kV per IEC 61000-4-2;} & - & 8 \\ \hline \\ voltage 30 \text{ ns after trigger;} & \end{array} & \end{split}$	r	rising slew rate	V _I > 1.8 V	-	10	-	mV/μs
$V_{CC(3V3)} = 2.5 \text{ V}; \text{ V}_{S} = \text{GND};$ $I_{DS} = 3 \text{ mA}$ Connector side: output pin CEC_OUT $I_{LO} \text{output leakage current} V_{bias} = 3.6 \text{ V} - - - - - - - - - $	FET						
$\label{eq:loss} \begin{split} I_{LO} & \mbox{output leakage current} & V_{bias} = 3.6 \ V & - & - \\ R_{dyn} & \mbox{dynamic resistance} & I = 1 \ A; \ IEC \ 61000-4-5/9 & \\ \hline & \mbox{positive transient} & - & 2.4 \\ \hline & \mbox{negative transient} & - & 1.3 & \\ V_{CL(ch)trt(pos)} & \mbox{positive transient channel} \\ clamping \ voltage & \ V_{ESD} = 8 \ kV \ per \ IEC \ 61000-4-2; & - & 8 & \\ \hline & \ voltage \ 30 \ ns \ after \ trigger; & \ V_{ESD} = 8 & \\ \hline & \ V_{CL(ch)trt(pos)} & \ V_{CL(c$	on	on-state voltage drop	$V_{CC(3V3)} = 2.5 V; V_S = GND;$	-	125	140	mV
$ \begin{array}{c} R_{dyn} \\ R_{dyn} \end{array} \begin{array}{c} dynamic resistance \\ \hline I = 1 \text{ A}; \text{ IEC } 61000\text{-}4\text{-}5\text{/}9 \\ \hline positive transient \\ negative transient \\ \hline negative transient \\ \hline V_{ESD} = 8 \text{ kV per IEC } 61000\text{-}4\text{-}2; \\ voltage 30 \text{ ns after trigger;} \\ \end{array} \begin{array}{c} - & 2.4 \\ \hline 1.3 \end{array} $	nnector sid	e: output pin CEC_OUT					
positive transient - 2.4 negative transient - 1.3 V _{CL(ch)trt(pos)} positive transient channel clamping voltage V _{ESD} = 8 kV per IEC 61000-4-2; voltage 30 ns after trigger; - 8		output leakage current	$V_{\text{bias}} = 3.6 \text{ V}$	-	-	0.1	μA
vcL(ch)trt(pos)positive transient channel clamping voltageVESD = 8 kV per IEC 61000-4-2; voltage 30 ns after trigger;-1.3	yn	dynamic resistance	I = 1 A; IEC 61000-4-5/9				
V _{CL(ch)trt(pos)} positive transient channel V _{ESD} = 8 kV per IEC 61000-4-2; - 8 voltage voltage 30 ns after trigger; - 8			positive transient	-	2.4	-	Ω
clamping voltage voltage 30 ns after trigger;			negative transient	-	1.3	-	Ω
T _{amb} = 25 °C	L(ch)trt(pos)	•		-	8	-	V

[1] This parameter is guaranteed by design.

Table 7.Enable circuit

 $V_{CC(3V3)} = 2.7 V$ to 5.5 V; GND = 0 V; $T_{amb} = 25 \circ C$; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit			
Board side: input pin ENABLE ^[1]									
V _{IH}	HIGH-level input voltage	HIGH = enable	$0.7 imes V_{CC(3V3)}$	-	$V_{CC(3V3)} + 0.5$	V			
V _{IL}	LOW-level input voltage	LOW = disable	-0.5	-	$0.3\times V_{CC(3V3)}$	V			
I _{IL}	LOW-level input current	V _I = 0.2 V; V _{CC(3V3)} = 5.5 V	-	10	-	μΑ			
ILI	input leakage current	$V_{bias} = 3.6 V$	-1	+0.1	+1	μΑ			
Ci	input capacitance	$V_I = 3 V \text{ or } 0 V$	-	3	7	pF			

[1] The ENABLE pin has to be connected permanently to $V_{CC(3V3)}$ if no enable control is needed.

Table 8.Hot plug control circuit

 $V_{CC(5V0)} = 4.5 V$ to 5.5 V; $V_{CC(3V3)} = 2.7 V$ to 5.5 V; GND = 0 V; $T_{amb} = 25 °C$; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
Board side: input pin HOT_PLUG_DET_OUT								
V _{IH}	HIGH-level input voltage		-	1.9	-	V		
V _{IL}	LOW-level input voltage		-	200	-	mV		
IIL	LOW-level input current	pull-down current to ground; V ₁ = 2 V; V _{CC(5V0)} = 5.5 V	-	10	-	μΑ		
Ci	input capacitance	$V_1 = 3 V \text{ or } 0 V$	-	6	7	pF		

NXP Semiconductors

IP4777CZ38

DVI and HDMI interface ESD protection

Table 8.Hot plug control circuitcontinued $V_{CC(5V0)} = 4.5 V$ to 5.5 V; $V_{CC(3V3)} = 2.7 V$ to 5.5 V; $GND = 0 V$; $T_{amb} = 25 °C$; unless otherwise specified.						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Connector side: output pin HOT_PLUG_DET_IN						
V _{IH}	HIGH-level output	voltage	-	V _{CC(3V3)}	-	V

9. Dynamic characteristics

Table 9.DDC circuits


 $V_{CC(3V3)} = 2.7 V$ to 5.5 V; $V_{CC(5V0)} = 4.5 V$ to 5.5 V; GND = 0 V; $T_{amb} = 25 °C$; unless otherwise specified.

()		· · · · · · · · · · · · · · · · · · ·					
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Board sid	e to connector side; see <mark>Figure 4</mark>						
Pins DDC	_CLK_IN to DDC_CLK_OUT and D	DC_DAT_IN to DDC_DAT_OUT					
t _{PLH}	LOW-to-HIGH propagation delay		[1]	275	300	325	ns
t _{PHL}	HIGH-to-LOW propagation delay		[1]	195	210	225	ns
Pins DDC	_CLK_OUT and DDC_DAT_OUT						
t _{TLH}	LOW to HIGH transition time	R_L =1.35 k Ω ; C_L = 50 pF		90	110	130	ns
t _{THL}	HIGH to LOW transition time		[1]	1	3	5	ns
Connecto	r side to board side; see <mark>Figure 5</mark>						
Pins DDC	_CLK_OUT to DDC_CLK_IN and D	DC_DAT_OUT to DDC_DAT_IN					
t _{PLH}	LOW-to-HIGH propagation delay			110	130	150	ns
t _{PHL}	HIGH-to-LOW propagation delay		[1]	20	30	40	ns
Pins DDC	_CLK_IN and DDC_DAT_IN						
t _{TLH}	LOW to HIGH transition time			100	120	140	ns
t _{THL}	HIGH to LOW transition time		[1]	2	3	5	ns
Enable: pin ENABLE							
t _{su}	set-up time	pin ENABLE = HIGH before start condition	[2]	100	-	-	ns
t _h	hold time	pin ENABLE = HIGH after stop condition	[2]	100	-	-	ns


[1] Typical values are measured at V_{CC(3V3)} = 3.3 V, V_{CC(5V0)} = 5.0 V and T_{amb} = 25 \ ^{\circ}C.

[2] The ENABLE pin should only change when the DDC bus is in an idle state.

DVI and HDMI interface ESD protection



DVI and HDMI interface ESD protection




DVI and HDMI interface ESD protection

10. Application information

10.1 TMDS

To protect the TMDS lines and also to comply with the impedance requirements of the HDMI specification, the IP4777CZ38 provides ESD protection with a low capacitive load. The dominant value for the TMDS line impedance is the capacitive load to ground. The IP4777CZ38 has a capacitive load of only 0.7 pF.




10.2 DDC circuit

The DDC bus circuit contains full capacitive decoupling between the HDMI connector and the DDC bus lines on the PCB. The capacitive decoupling ensures that the maximum capacitive load is within the 50 pF maximum of the HDMI specification.

The slew rate accelerator supports high capacitive load on the HDMI cable side. Various HDMI cable suppliers produce low-cost and long (typically 25 m) HDMI cables with a capacitive load of up to 6 nF.


The slew rate accelerator boosts the DDC signal independent of which side of the bus is releasing the signal. The DDC circuit provides a level shifting option. The ENABLE signal is enabling and disabling the complete DDC buffer.



NXP Semiconductors

IP4777CZ38


DVI and HDMI interface ESD protection



10.3 Hot plug detect circuit

The IP4777CZ38 includes a hot plug detect circuit that simplifies the hot plug application. The circuit generates a standard logic level from the hot plug signal.

The hot plug detect circuit is pulling down the signal to avoid any floating signal. The comparator guarantees a save detection of the 2 V hot plug signal without any glitches and oscillation at the hot plug output.




10.4 CEC

The CEC signal can generate distortions caused by signal ringing in a 1 kHz domain. The CEC slew rate limiter ensures that a signal does not ring independently of the CEC slave that is releasing the signal.

A MOSFET transistor implements the backdrive protection which blocks signals in a power-down state.

The slew rate of the CEC bus is controlled by a slew rate that is defined independently of the load (resistive and capacitive) at the CEC bus.


DVI and HDMI interface ESD protection



10.5 Backdrive protection

The HDMI contains various signals which can partly supply current into an HDMI device that is powered down.

Typically, the DDC lines and the CEC signals can force 5 V into the switched off device. The IP4777CZ38 ensures that at power-down, the critical signals are blocked to prevent any damage to the HDMI sink and HDMI source.




P4777CZ38_2 Product data sheet

DVI and HDMI interface ESD protection

10.6 Schematic view of application

Only a few external components are needed at the application to adapt the HDMI port to the parameters of the HDMI transmitter device.




10.7 Typical application

The optimized pinning variant simplifies the printed-circuit board design. The pinning optimizes the design of the microstrip lines for defined impedance.

Underneath the device a solid ground plane is part of the microstrip lines.

This application requires only a few external components to adapt the HDMI port to the parameters of the HDMI transmitter device or HDMI multiplexer.



DVI and HDMI interface ESD protection

11. Test information




Table 10. Test data

Test	RL	CL	V _{CC}
DDC lines	1.35 kΩ	50 pF	V _{CC(5V0)}
CEC line	27 kΩ	50 pF	V _{CC(3V3)}

NXP Semiconductors

IP4777CZ38

DVI and HDMI interface ESD protection

12. Package outline




Fig 16. Package outline SOT510-1 (TSSOP38)

13. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

13.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

13.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

13.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- · Solder bath specifications, including temperature and impurities

13.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 17</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 11 and 12

Table 11. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm ³)		
	< 350	≥ 350	
< 2.5	235	220	
≥ 2.5	220	220	


Table 12. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm ³)				
	< 350	350 to 2000	> 2000		
< 1.6	260	260	260		
1.6 to 2.5	260	250	245		
> 2.5	250	245	245		

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 17.

DVI and HDMI interface ESD protection



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

14. Abbreviations

Table 13. A	bbreviations
Acronym	Description
ASIC	Application Specific Integrated Circuit
CEC	Consumer Electronic Control
DDC	Data Display Channel
DVD	Digital Versatile Disc
ESD	ElectroStatic Discharge
FET	Field-Effect Transistor
GPIO	General Purpose Input Output
HD	High Definition
HDMI	High Definition Multimedia Interface
MOSFET	Metal-Oxide Semiconductor Field Effect Transistor
RoHS	Restriction of the use of certain Hazardous Substances
SD	Standard Definition
TMDS	Transition Minimized Differential Signaling

15. Glossary

HDMI sink — Device which receives HDMI signals e.g. a TV set.HDMI source — Device which transmit HDMI signal e.g. DVD player.

16. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
IP4777CZ38_2	20090212	Product data sheet	-	IP4777CZ38_1		
Aodifications:	• <u>Table 3</u> : up	dated value of P _{tot} .				
	• <u>Table 5</u> : updated values.					
	• Table 6: up	dated values.				
	• Table 7: up	dated values.				
	• Table 8: up	dated values and removed	last four rows.			
	• Table 9: up	dated values.				
P4777CZ38 1	20080415	Objective data sheet	-	-		

17. Legal information

17.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

17.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. **Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

17.4 Licenses

Purchase of NXP ICs with HDMI technology

Use of an NXP IC with HDMI technology in equipment that complies with the HDMI standard requires a license from HDMI Licensing LLC, 1060 E. Arques Avenue Suite 100, Sunnyvale CA 94085, USA, e-mail: admin@hdmi.org.

17.5 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

18. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

NXP Semiconductors

IP4777CZ38

DVI and HDMI interface ESD protection

19. Contents

1	General description 1
2	Features 1
3	Applications 2
4	Ordering information 2
5	Functional diagram 3
6	Pinning information 4
6.1	Pinning
6.2	Pin description 5
7	Limiting values 6
8	Static characteristics 7
9	Dynamic characteristics 10
10	Application information
10.1	TMDS 13
10.2	DDC circuit
10.3	Hot plug detect circuit
10.4	CEC 14
10.5 10.6	Backdrive protection
10.6	Schematic view of application
10.7 11	Test information
12	
	g
13	Soldering of SMD packages 20
13.1 13.2	Introduction to soldering
13.2 13.3	Wave and reflow soldering 20 Wave soldering 20
13.4	Reflow soldering
14	Abbreviations
15	Glossary
16	Revision history
10	Legal information
17.1	Data sheet status
17.1	Definitions
17.3	Disclaimers
17.4	Licenses
17.5	Trademarks
18	Contact information 24
19	Contents 25

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12 February 2009 Document identifier: IP4777CZ38_2

