8-bit Proprietary Microcontroller

CMOS

F2MC-8L MB89130/130A Series

MB89131/P131/133A/P133A/135A/ MB89P135A/PV130A

■ DESCRIPTION

The MB89130/130A series has been developed as a general-purpose version of the F²MC*-8L family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to a compact instruction set, the microcontrollers contain a great variety of peripheral functions such as timers, a serial interface, an A/D converter, and external interrupts. The MB89130A series also include a remote control transmitting output and wake-up interrupt function.


*: F2MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES

- F²MC-8L family CPU core
- Low-voltage operation (when an A/D converter is not used)
- · Low current consumption (applicable to the dual-clock system)
- Minimum execution time : 0.95 μs at 4.2 MHz
- 21-bit timebase timer
- I/O ports : max. 36 ports
- External interrupt 1: 3 channels
- External interrupt 2 (wake-up function): 8 channels (only for the MB89130A series)
- 8-bit serial I/O: 1 channel

(Continued)

■ PACKAGE





- 8/16-bit timer/counter : 1 channel
- 8-bit A/D converter : 4 channels
- Remote control transmitting frequency generator (for the MB89130A series only)
- Low-power consumption modes (stop, sleep, and watch mode)
- QFP-48 package, SH-DIP-48 package
- CMOS technology

■ PRODUCT LINEUP

| Part number | MB89131 | MB89133A | MB89135A | MB89P133A | MB89P131 | |
|---|--|--|---|---|---|--|
| Classification | | ss-produced produc | | One-time PROM products | | |
| ROM size | 4 K × 8 bits (internal mask ROM) | 8 K × 8 bits (internal mask ROM) | 16 K × 8 bits (internal mask ROM) | 8 K × 8 bits (internal PROM, to be programmed with general- purpose EPROM programmer) | 4 K × 8 bits (internal PROM, to be programmed with general- purpose EPROM programmer) | |
| RAM size | 128 × 8 bits | | 256 × 8 bits | 1 | 128 × 8 bits | |
| CPU functions | The number of ins Instruction bit leng Instruction length Data bit length : Minimum execution | ith : : in time : | l z lz | | | |
| Ports | Output ports (N-ch ports) : Output ports (CMO I/O ports (CMOS) Total : | OS) : | as peripherals.) serve as peripherals. For orts also serve as.) | | | |
| 8/16-bit timer/ counter | 8 | 3-bit timer/counter | × 2 channels or a | 16-bit event counte | ır | |
| 8-bit serial I/O | | LS | 8 bits B/MSB first selecta | able | | |
| 8-bit A/D converter | | 8-bit resolution × 4 channels A/D conversion mode (minimum conversion time : 42 μs at 4.2 MHz) Sense mode (minimum conversion time : 11.4 μs at 4.2 MHz) Capable of continuous activation by an internal timer Reference voltage input | | | | |
| External interrupt 1 | 3 independent channels (edge selection, interrupt vector, source flag) Rising/falling both edges selectable Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in the stop mode.) | | | | | |
| External interrupt 2 (wake-up function) | _ | 8 channe | els (only for level o | letection) | _ | |
| Remote control transmitting generator | _ | (Pulse width a | le by program) | _ | | |
| Standby mode | Sleep, stop, and clock mode | | | | | |
| Process | | | CMOS | | | |
| Operating voltage* | 2.2 to 4.0 V (with the dual-clock option) 2.2 to 6.0 V (with the single-clock option) 2.7 V to 6.0 V | | | | | |

^{*:} Varies with conditions such as the operating frequency. (See "■ ELECTRICAL CHARACTERISTICS".)

| Part number | MDooD405 | MDOODWADOA | | | | |
|---|---|--|--|--|--|--|
| Item | MB89P135 | MB89PV130A | | | | |
| Classification | One-time PROM products | Piggyback/evaluation product | | | | |
| ROM size | 16 K \times 8 bits (internal PROM, to be programmed with general-purpose EPROM programmer) | 32 K × 8 bits (external ROM) | | | | |
| RAM size | 512 × 8 bits | 1 K × 8 bits | | | | |
| CPU functions | The number of instructions Instruction bit length Instruction length Data bit length Minimum execution time Minimum interrupt processing time | : 136 : 8 bits : 1 to 3 bytes : 1, 8, 16 bits : 0.95 μs at 4.2 MHz : 8.57 μs at 4.2 MHz | | | | |
| Ports | Output ports (N-ch open-drain ports) Output ports (CMOS) I/O ports (CMOS) Total | : 4 (All also serve as peripherals.) : 8 : 24 (8 ports also serve as peripherals. For MB89130A, 16 ports also serve as peripherals.) : 36 | | | | |
| 8/16-bit timer/ counter | 8-bit timer/counter × 2 channels or a 16-bit event counter | | | | | |
| 8-bit serial I/O | 8 bits LSB/MSB first selectable | | | | | |
| 8-bit A/D converter | A/D conversion mode (minimum of Sense mode (minimum conve Capable of continuous ac | n × 4 channels conversion time : 42 μs at 4.2 MHz) rsion time : 11.4 μs at 4.2 MHz) ctivation by an internal timer voltage input | | | | |
| External interrupt 1 | 3 independent channels (selectable edge, interrupt vector, source flag) Rising/falling both edges selectable Used also for wake-up from the stop/sleep mode. (Edge detection is also permitted in the stop mode.) | | | | | |
| External interrupt 2 (wake-up function) | 8 channels (only for level detection) | | | | | |
| Remote control transmitting frequency generator | 1 channel (Pulse width and cycle selectable by program) | | | | | |
| Standby mode | Sleep, stop, and clock mode | | | | | |
| Process | CN | MOS | | | | |
| Operating voltage | 2.7 V to 6.0 V | 2.7 V to 6.0 V | | | | |
| EPROM for use | _ | MBM27C256A-20TVM | | | | |

■ PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89131 | MB89133A | MB89135A | MB89P133A | MB89P131 |
|-------------|---------|----------|----------|-----------|----------|
| FPT-48P-M13 | 0 | 0 | 0 | 0 | 0 |
| DIP-48P-M01 | × | 0 | × | 0 | × |
| MQP-48C-P01 | × | × | × | × | × |

| Package | MB89P135A | MB89PV130A |
|-------------|-----------|------------|
| FPT-48P-M13 | 0 | × |
| DIP-48P-M01 | × | × |
| MQP-48C-P01 | × | 0 |

○ : Available, × : Not available

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the OTPROM (one-time PROM) products, verify its differences from the product that will actually be used. Take particular care on the following points:

- The number of register banks available is different among the MB89131, MB89133A/135A and MB89P135A/PV130A.
- The stack area, etc., is set at the upper limit of the RAM.

2. Current Consumption

• When operated at low speed, the product with an OTPROM will consume more current than the product with a mask ROM.

However, the same is current consumption in sleep/stop modes. (For more information, see "■ ELECTRICAL CHARACTERISTICS".)

• In the case of the MB89PV130A, added is the current consumed by the EPROM which is connected to the top socket.

3. Mask Options


Functions that can be selected as options and how to designate these options vary with product.


Before using options, check "■ MASK OPITONS".

Take particular care on the following point :


- P40 to P43 must be set to no pull-up resistor when an A/D converter is used.
- For MB89P135A, pull-up resistor option cannot be set for P40 to P43.
- Each option is fixed on the MB89PV130A.

■ PIN ASSIGNMENTS





(Continued)



· Pin assignment on package top

| Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name |
|---------|-----------------|---------|----------|---------|----------|---------|----------|
| 49 | V _{PP} | 57 | N.C. | 65 | O4 | 73 | ŌĒ |
| 50 | A12 | 58 | A2 | 66 | O5 | 74 | N.C. |
| 51 | A7 | 59 | A1 | 67 | O6 | 75 | A11 |
| 52 | A6 | 60 | A0 | 68 | 07 | 76 | A9 |
| 53 | A5 | 61 | O1 | 69 | O8 | 77 | A8 |
| 54 | A4 | 62 | O2 | 70 | CE | 78 | A13 |
| 55 | А3 | 63 | O3 | 71 | A10 | 79 | A14 |
| 56 | N.C. | 64 | Vss | 72 | N.C. | 80 | Vcc |

N.C.: Internally connected. Do not use.

■ PIN DESCRIPTION

| Pin | Pin no. | | Circuit | Function |
|------------|--------------|--|---------|--|
| SH-DIP*1 | QFP*2 | Pin name | type | Function |
| 35 | 5 | X0 | ۸ | Main clock crystal agaillator pine (may 4.2 MHz) |
| 36 | 6 | X1 | А | Main clock crystal oscillator pins (max. 4.2 MHz) |
| 38 | 8 | X0A | В | Subclock crystal oscillator pins (32.768 kHz) |
| 39 | 9 | X1A | Б | Subclock Crystal Oscillator pins (32.700 KHz) |
| 33 | 3 | MOD0 | С | Operation mode selecting pins |
| 34 | 4 | MOD1 |) | Connect directly to Vss. |
| 32 | 2 | RST | D | Reset I/O pin This pin is of N-ch open-drain output type with pull-up resistor, and a hysteresis input type. The internal circuit is initialized by the input of "L". "L" is output from this pin by an internal reset source as a option. |
| 16 to 9 | 34 to 27 | P00 (INT20) to P07 (INT27) | I | General-purpose I/O ports On the MB89130A series, these ports also serve as an external interrupt input. External interrupt inputs are of hysteresis input type. |
| 8 to 2, 48 | 26 to 20, 18 | P10 to P17 | Е | General-purpose I/O ports |
| 47 to 40 | 17 to 10 | P20 to P27 | G | General-purpose output ports |
| 24 | 42 | P30/SCK | F | General-purpose I/O port Also serves as the clock I/O for the 8-bit serial I/O. This port is of hysteresis input type. |
| 23 | 41 | P31/SO | F | General-purpose I/O port Also serves as a 8-bit serial I/O data output. This port is of hysteresis input type. |
| 22 | 40 | P32/SI | F | General-purpose I/O port Also serves as a 8-bit serial I/O data input. This port is of hysteresis input type. |
| 21 | 39 | P33/EC/SCO | F | General-purpose I/O port Also serves as the external clock input for the 8-bit timer/counter. This port is of hysteresis input type. The system clock output is provided as an option. |
| 20 | 38 | P34/TO/INT0 | F | General-purpose I/O port Also serve as the overflow output for the 8-bit timer/ counter and an external interrupt input. This port is of hys- teresis input type. |
| 19, 18 | 37, 36 | P35/INT1, P36/INT2 | F | General-purpose I/O ports Also serves as an external interrupt input. These ports are of hysteresis input type. |

*1 : DIP-48P-M01

*2 : FPT-48P-M13

(Continued)


| Pin | no. | Pin name | Circuit | Function |
|----------|----------|-----------------------|---------|--|
| SH-DIP*1 | QFP*2 | - Pin name | type | Function |
| 17 | 35 | P37/BZ/(RCO) | F | General-purpose I/O port Also serves as a buzzer output. This port is of hysteresis input type. On the MB89130A series, this port also serves as a remote control output. |
| 30 to 27 | 48 to 45 | P40/AN0 to P43/AN3 | Н | N-ch open-drain output ports Also serve as an analog input for the A/D converter. |
| 37 | 7 | Vcc | | Power supply pin |
| 1 | 19 | Vss | | Power supply (GND) pin |
| 31 | 1 | AVcc | _ | A/D converter power supply pin Use this pin at the same voltage as Vcc. |
| 26 | 44 | AVR | _ | A/D converter reference voltage input pin |
| 25 | 43 | AVss | _ | A/D converter power supply pin Use this pin at the same voltage as Vss. |


*1 : DIP-48P-M01 *2 : FPT-48P-M13

• External EPROM pins (MB89PV130A only)

| Pin no. | Pin name | I/O | Function |
|----------|----------|----------|-----------------------------|
| 49 | VPP | 0 | "H" level output pin |
| 50 | A12 | | |
| 51 | A7 | | |
| 52 | A6 | | |
| 53 | A5 | | |
| 54 | A4 | 0 | Address output pins |
| 55 | A3 | | |
| 58 | A2 | | |
| 59 | A1 | | |
| 60 | A0 | | |
| 61 | O1 | | |
| 62 | O2 | 1 | Data input pins |
| 63 | O3 | | |
| 64 | Vss | 0 | Power supply (GND) pin |
| 65 | O4 | | |
| 66 | O5 | | |
| 67 | O6 | I | Data input pins |
| 68 | 07 | | |
| 69 | O8 | | |
| 70 | CE | 0 | ROM chip enable pin |
| , , | 02 | <u> </u> | Outputs "H" during standby. |
| 71 | A10 | 0 | Address output pin |
| 73 | ŌĒ | 0 | ROM output enable pin |
| 73 | OL | | Outputs "L" at all times. |
| 75 | A11 | | |
| 76 | A9 | | |
| 77 | A8 | 0 | Address output pins |
| 78 | A13 | | |
| 79 | A14 | | |
| 80 | Vcc | 0 | EPROM power supply pin |
| 56 57 | N.C. | _ | Internally connected pins |
| 72 74 | | | Be sure to leave them open. |

■ I/O CIRCUIT TYPE





HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in "Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D Converter

Connect to be AVcc = Vcc and AVss = AVR = Vss even if the A/D converter are not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although operation is assured within the rated range of V_{CC} power supply voltage, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

7. Turning on the supply voltage (only for the MB89P135A)

Power on sharply up to the option enabling voltage (2 V) within 13 clock cycles after starting of oscillation.

■ PROGRAMMING TO THE EPROM ON THE MB89P131


The MB89P131 is an OTPROM version of the MB89131.

1. Features

- 4-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in EPROM mode is diagrammed below.



3. Programming to the EPROM

In EPROM mode, the MB89P131 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

• Programming procedure

- (1) Set the EPROM programmer for the MBM27C256A.
- (2) Load program data into the EPROM programmer at 7000H to 7FFFH (note that addresses F000H to FFFFH while operating as a single chip correspond to 7000H to 7FFFH in EPROM mode).
- (3) Program with the EPROM programmer.

■ PROGRAMMING TO THE EPROM ON THE MB89P133A


The MB89P133A is an OTPROM version of the MP89133A.

1. Features

- 8-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in EPROM mode is diagrammed below.



3. Programming to the EPROM

In EPROM mode, the MB89P133A functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

• Programming procedure

- (1) Set the EPROM programmer for the MBM27C256A.
- (2) Load program data into the EPROM programmer at 6000H to 7FFFH (note that addresses E000H to FFFFH while operating as a single chip correspond to 6000H to 7FFFH in EPROM mode) .
- (3) Program with the EPROM programmer.

■ PROGRAMMING TO THE EPROM ON THE MB89P135A


The MB89P135A is an OTPROM version of the MB89133A/135A.

1. Features

- 16-Kbyte PROM on chip
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in EPROM mode is diagrammed below.



3. Programming to the EPROM

In EPROM mode, the MB89P135A functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

• Programming procedure

- (1) Set the EPROM programmer for the MBM27C256A.
- (2) Load program data into the EPROM programmer at 4000H to 7FFFH (note that addresses C000H to FFFFH while operating as a single chip correspond to 4000H to 7FFFH in EPROM mode).
- (3) Load option data into the EPROM programmer at 3FF0H to 3FF6H.
- (4) Program with the EPROM programmer.

4. Setting OTPROM Options (MB89P135A Only)

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

• OTPROM option bit map


| Ad- dress | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|--------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|---|--|
| | Vacancy | Vacancy | Vacancy | Clock mode selection | Reset pin | Power-on | | lation tion time |
| 3FF0н | Readable and writable | Readable and writable | Readable and writable | 1 : Single clock 0 : Dual clock | output 1 : Yes 0 : No | reset 1 : Yes 0 : No | 00 : 2 ² /Fсн 01 : 2 ¹² /Fсн | 10 : 2 ¹⁶ /Fсн 11 : 2 ¹⁸ /Fсн |
| 3FF1н | P07 Pull-up 1 : Yes 0 : No | P06 Pul-up 1 : Yes 0 : No | P05 Pull-up 1 : Yes 0 : No | P04 Pull-up 1 : Yes 0 : No | P03 Pull-up 1 : Yes 0 : No | P02 Pull-up 1 : Yes 0 : No | P01 Pull-up 1 : Yes 0 : No | P00 Pull-up 1 : Yes 0 : No |
| 3FF2н | P17 Pull-up 1 : No 0 : Yes | P16 Pull-up 1 : No 0 : Yes | P15 Pull-up 1 : Yes 0 : No | P14 Pull-up 1 : Yes 0 : No | P13 Pull-up 1 : Yes 0 : No | P12 Pull-up 1 : Yes 0 : No | P11 Pull-up 1 : Yes 0 : No | P10 Pull-up 1 : Yes 0 : No |
| 3FF3н | P37 Pull-up 1 : Yes 0 : No | P36 Pull-up 1 : Yes 0 : No | P35 Pull-up 1 : Yes 0 : No | P34 Pull-up 1 : Yes 0 : No | P33 Pull-up 1 : Yes 0 : No | P32 Pull-up 1 : Yes 0 : No | P31 Pull-up 1 : Yes 0 : No | P30 Pull-up 1 : Yes 0 : No |
| 3FF4н | Vacancy Readable and writable | Vacancy Readable and writable |
| 3FF5н | Vacancy Readable and writable | Vacancy Readable and writable |
| 3FF6н | Vacancy Readable and writable | Vacancy Readable and writable |

Note: Each bit is set to '1' as the initialized value, therefore the pull-up option is selected.

■ HANDLING THE MB89P131/P133A/P135A

1. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure.



2. Programming Yield

Due to its nature, bit programming test can't be conducted as Fujitsu delivery test. For this reason, a programming yield of 100% cannot be assured at all times.

3. EPROM Programmer Socket Adapter

| Part no. | Package | Compatible socket adapter Sun Hayato Co., Ltd. |
|--------------|-----------|---|
| MB89P131PF | QFP-48 | ROM-48QF2-28DP-8L |
| MB89P133APFM | QIF-40 | NOW-40Q1 2-20DF -0L |
| MB89P133AP | SH-DIP-48 | ROM-48SD-28DP-8L2 |

Inquiry : Sun Hayato Co., Ltd. : TEL (81) -3-3986-0403 FAX (81) -3-5396-9106

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TVM

2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer : Sun Hayato Co., Ltd.) listed below :


| Package | Socket adapter part number |
|-----------------|----------------------------|
| LCC-32 (Square) | ROM-32LC-28DP-S |

Inquiry: Sun Hayato Co., Ltd.: TEL (81) -3-3986-0403

FAX (81) -3-5396-9106

3. Memory Space


Memory space in each mode, such as 32-Kbyte PROM is diagrammed below.



4. Programming to the EPROM

- (1) Set the EPROM programmer for the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program with the EPROM programmer.


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory Space

The microcontrollers of the MB89130/130A series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is allocated from the lowest address. The data area is allocated immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is allocated from exactly the opposite end, that is, near the highest address. The tables of interrupt reset vectors and vector call instructions are allocated from the highest address within the program area. The memory space of the MB89130/130A series is structured as illustrated below.



2. Registers

The F²MC-8L family has two types of registers; dedicated hardware registers in the CPU and general-purpose memory registers. The following registers are provided:

Program counter (PC): A 16-bit register for indicating the instruction storage positions.

Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which is used for arithmetic operations with the accumulator

When the instruction is an 8-bit data processing instruction, the lower byte is


used.

Index register (IX): A 16-bit register for index modification


Extra pointer (EP) : A 16-bit pointer for indicating a memory address

Stack pointer (SP): A 16-bit pointer for indicating a stack area

Program status (PS): A 16-bit register for storing a register pointer, a condition code




The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

• Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data, and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation.

Cleared to '0' otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'.

Cleared to '0' at the reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | IL0 | Interrupt level | High-low |
|-----|-----|-----------------|----------|
| 0 | 0 | 1 | High |
| 0 | 1 | ı | † |
| 1 | 0 | 2 | |
| 1 | 1 | 3 | Low |

N-flag: Set to '1' if the MSB becomes '1' as the result of an arithmetic operation. Cleared to '0' otherwise.

Z-flag: Set to '1' when an arithmetic operation results in '0'. Cleared to '0' otherwise.

V-flag: Set to '1' if the complement on '2' overflows as a result of an arithmetic operation. Cleared to '0' if the

overflow does not occur.

C-flag: Set to '1' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to


'0' otherwise.

Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit resister for storing data

The general-purpose registers are of 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 8 banks can be used on the MB89131/P131 and a total of 16 banks can be used on the MB89133A/P133A/135A and a total of 32 banks can be used on the MB89P135A/PV130A. The bank currently in use is indicated by the register bank pointer (RP) .



■ I/O MAP

| Address | Read/write | Register name | Register description |
|---------|------------|---------------|---|
| 00н | (R/W) | PDR0 | Port 0 data register |
| 01н | (W) | DDR0 | Port 0 data direction register |
| 02н | (R/W) | PDR1 | Port 1 data register |
| 03н | (W) | DDR1 | Port 1 data direction register |
| 04н | (R/W) | PDR2 | Port 2 data register |
| 05н | | | Vacancy |
| 06н | | | Vacancy |
| 07н | (R/W) | SYCC | System clock control register |
| 08н | (R/W) | STBC | Standby control register |
| 09н | (R/W) | WDTC | Watchdog timer control register |
| 0Ан | (R/W) | TBTC | Timebase timer control register |
| 0Вн | (R/W) | WPCR | Watch prescaler control register |
| 0Сн | (R/W) | PDR3 | Port 3 data register |
| 0Dн | (W) | DDR3 | Port 3 data direction register |
| 0Ен | (R/W) | PDR4 | Port 4 data register |
| 0Fн | (R/W) | BZCR | Buzzer register |
| 10н | | | Vacancy |
| 11н | | | Vacancy |
| 12н | (R/W) | SCGC | Peripheral control clock register |
| 13н | | | Vacancy |
| 14н | (R/W) | RCR1 | Remote control transmitting control register 1* |
| 15н | (R/W) | RCR2 | Remote control transmitting control register 2* |
| 16н | | | Vacancy |
| 17н | | | Vacancy |
| 18н | (R/W) | T2CR | Timer 2 control register |
| 19н | (R/W) | T1CR | Timer 1 control register |
| 1Ан | (R/W) | T2DR | Timer 2 data register |
| 1Вн | (R/W) | T1DR | Timer 1 data register |
| 1Сн | (R/W) | SMR | Serial mode register |
| 1Dн | (R/W) | SDR | Serial data register |
| 1Ен | | ' | Vacancy |
| 1Fн | | | Vacancy |

(Continued)

| Address | Read/write | Register name | Register description |
|-------------|------------|---------------|---|
| 20н | (R/W) | ADC1 | A/D converter control register 1 |
| 21н | (R/W) | ADC2 | A/D converter control register 2 |
| 22н | (R/W) | ADCD | A/D converter data register |
| 23н | (R/W) | EIC1 | External interrupt 1 control register 1 |
| 24н | (R/W) | EIC2 | External interrupt 1 control register 2 |
| 25н | | | Vacancy |
| 26н to 31н | | | Vacancy |
| 32н | (R/W) | EIE2 | External interrupt 2 enable register* |
| 33н | (R/W) | EIF2 | External interrupt 2 flag register* |
| 34н to 7Вн | | | Vacancy |
| 7Сн | (W) | ILR1 | Interrupt level setting register 1 |
| 7Dн | (W) | ILR2 | Interrupt level setting register 2 |
| 7Ен | (W) | ILR3 | Interrupt level setting register 3 |
| 7F H | | | Vacancy |

^{*:} Only for the MB89130A series

Note: Do not use vacancies.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

| Parameter | Symbol | Value | | Unit | Remarks | | |
|--|-----------------|------------|------------|------|--|--|--|
| Farameter | Syllibol | Min. | Max. | | Kemarks | | |
| Power supply voltage | Vcc AVcc | Vss - 0.3 | Vss + 7.2 | V | * | | |
| | AVR | Vss - 0.3 | Vss + 7.2 | V | AVR must not exceed Vcc + 0.3 V | | |
| Program voltage | V _{PP} | Vss - 0.6 | Vss + 13.0 | V | Only for the MB89P131/P133A/ P135A | | |
| Input voltage | Vı | Vss - 0.3 | Vcc + 0.3 | V | | | |
| Output voltage | Vo | Vss - 0.3 | Vcc + 0.3 | V | | | |
| "L" level maximum output current | Іоь | _ | 10 | mA | | | |
| "L" level average output current | lolav | _ | 4 | mA | Average value (operating current × operating rate) | | |
| "L" level total maximum output current | ΣΙοι | _ | 100 | mA | | | |
| "L" level total average output current | ΣΙοιαν | _ | 20 | mA | Average value (operating current × operating rate) | | |
| "H" level maximum output current | Іон | _ | -10 | mA | | | |
| "H" level average output current | Іонач | _ | -2 | mA | Average value (operating current × operating rate) | | |
| "H" level total maximum output current | ΣІон | _ | -30 | mA | | | |
| "H" level total average output current | ΣΙομαν | _ | -10 | mA | Average value (operating current × operating rate) | | |
| Power consumption | P _D | _ | 200 | mW | | | |
| Operating temperature | TA | -40 | +85 | °C | | | |
| Storage temperature | Tstg | -55 | +150 | °C | | | |

^{*:} Use AVcc and Vcc set to the same voltage.

Take care so that AVcc does not exceed Vcc, such as when power is turned on.


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

| Porometer | Symbol | Value | | Unit | Remarks | |
|-----------------------|-------------|-------|------|------|--|--|
| Parameter | Syllibol | Min. | Max. | Onit | Remarks | |
| Power supply voltage | Vcc AVcc | 2.2* | 6.0* | V | Normal operation assurance range* MB89131/133A/135A | |
| | | 2.7* | 6.0* | V | Normal operation assurance range* MB89P131/P133A/135A/PV130A | |
| | | 1.5 | 6.0 | V | Retains the RAM state in the stop mode | |
| | AVR | 2.0 | AVcc | V | | |
| Operating temperature | TA | -40 | +85 | °C | | |

^{*:} These values vary with the operating frequencies and the analog assurance range. See Figure 1 and 2, and "5. A/D Converter Electrical Characteristics."






Figure 1 and 2 indicate the operating frequency of the external oscillator at an instruction cycle of 4/Fch. Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(AVcc = Vcc = +5.0 V, AVss = Vss = 0.0 V, $T_A = -40$ °C to +85 °C)

| Barramatar | Sym- | D: | 0 1111 | | Value | | 11 | Remarks |
|--|------------------|---|------------------|--------------|-------|--------------|------|--|
| Parameter | bol | Pin | Condition | Min. | Тур. | Max. | Unit | |
| | VIH | P00 to P07, P10 to P17 | | 0.7 Vcc | _ | Vcc + 0.3 | V | |
| "H" level input voltage | Vihs | RST, P30 to P37, INT20 to INT27 | | 0.8 Vcc | _ | Vcc + 3.0 | V | INT20 to INT27 are available only for the MB89130A se- ries. |
| | VIL | P00 to P07, P10 to P17 | | Vss - 0.3 | _ | 0.3 Vcc | V | |
| "L" level input voltage | VILS | RST, P30 to P37 INT20 to INT27 | | Vss - 0.3 | _ | 0.2 Vcc | V | INT20 to INT27 are available only for the MB89130A se- ries. |
| Open-drain output pin applied voltage | VD | P40 to P43 | | Vcc - 0.3 | _ | Vcc + 0.3 | V | |
| "H" level output voltage | Vон | P00 to P07, P10 to P17, P20 to P27, P30 to P37 | lон = −2.0 mA | 2.4 | | _ | V | |
| "L" level output voltage | Vol | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P43 | loL = 1.8 mA | _ | _ | 0.4 | V | |
| | V _{OL2} | RST | IoL = 4.0 mA | _ | | 0.6 | V | |
| Input leakage current (Hi-z output leakage current) | IL11 | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P43, MOD0, MOD1 | 0.0 V < Vı < Vcc | _ | _ | ±5 | μΑ | Without pull-up resistor |
| Pull-up resistance | Rpull | P00 to P07, P10 to P17, P30 to P37, P40 to P43, RST | Vı = 0.0 V | 25 | 50 | 100 | kΩ | |

(Continued)

(AVcc = Vcc = +5.0 V, AVss = Vss = 0.0 V, T_A = -40 °C to +85 °C)

| Danamatan | Sym- | D: | Condition | | Value | | Unit | Remarks |
|------------------------|-------------------|---|--|------|-------|------|------|--------------------------|
| Parameter | bol | Pin | Condition | Min. | Тур. | Max. | Unit | |
| | | | FcH = 4.00 MHz Vcc = 5.0 V | _ | 4 | 7 | mA | MB89131/ 133A/135A |
| | Icc1 | | $t_{inst}^{*2} = 1.0 \ \mu s$ | _ | 6 | 10 | mA | MB89P131/ P133A/P135A |
| | Iccs ₁ | | $F_{\text{CH}} = 4.00 \text{ MHz}$ $V_{\text{CC}} = 5.0 \text{ V}$ $t_{\text{inst}^{*2}} = 1.0 \mu\text{s}$ Main clock sleep mode | _ | 2 | 5 | mA | |
| | Iccl | | F _{CL} = 32.768 kHz V _{CC} = 3.0 V | _ | 50 | 100 | μА | MB89131/ 133A/135A |
| | ICCL | V (External | Subclock mode | _ | 1 | 3 | mA | MB89P131/ P133A/P135A |
| Power supply current*1 | Iccis | Vcc (External clock opera- tion) | Fcl = 32.768 kHz Vcc = 3.0 V Subclock sleep mode | | 25 | 50 | μΑ | |
| | Ісст | | FcL = 32.768 kHz Vcc = 3.0 V • Watch mode • Main clock stop mode in dual- clock system | _ | _ | 15 | μΑ | |
| | Іссн | | T _A = +25 °C • Subclock stop mode • Main clock stop mode in single-clock system | _ | _ | 1 | μΑ | |
| | la | AVcc | F _{CH} = 4 MHz, when A/D conversion is op- erating | _ | 1 | 3 | mA | |
| | Іан | AVcc | FcH = 4 MHz, TA = +25 °C, when A/D conversion is not operating | _ | _ | 1 | μА | |
| Input capacitance | Cin | Other than AVcc, AVss, Vcc, and Vss | f = 1 MHz | _ | 10 | _ | рF | |

^{*1 :} The power supply current is measured at the external clock.

^{*2 :} For information on t_{inst}, see " (4) Instruction Cycle" in "4. AC Characteristics."


4. AC Characteristics

(1) Reset Timing

$$(Vcc = +5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$$

| Parameter | Symbol | Symbol Condition | | ne | Unit | Remarks |
|---------------------|---------------|------------------|-----------|------|-------|---------|
| Parameter | Syllibol | Condition | Min. | Max. | Oilit | Remarks |
| RST "L" pulse width | t zlzh | _ | 48 thcyl* | _ | ns | |

^{*:} they is the oscillation cycle (1/Fch) to input to the X0 pin.



(2) Power-on Reset


$$(AVss = Vss = 0.0 \text{ V}, T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C})$$

| Parameter | Svmbol | mbol Condition | | Value | | Remarks | |
|---------------------------|--------------|----------------|------|-------|------|------------------------------|--|
| raiailletei | Syllibol | Condition | Min. | Max. | Unit | Remarks | |
| Power supply rising time | t R | | _ | 50 | ms | Power-on reset function only | |
| Power supply cut-off time | t off | | 1 | | ms | Due to repeated operations | |

Note: Make sure that power supply rises within the oscillation stabilization time selected.

For example, when the main clock is operating at 3 MHz (F_{CH}) and the oscillation stabilization time selecting option has been set to $2^{12}/F_{CH}$, the oscillation stabilization time is 1.4 ms. Therefore, the maximum value of power supply rising time is about 1.4 ms.

Rapid changes in power supply voltage may cause a power-on reset. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




(3) Clock Timing


$$(V_{SS} = 0.0 \text{ V}, T_{A} = -40 \, ^{\circ}\text{C to} +85 \, ^{\circ}\text{C})$$

| Parameter | Symbol | Pin | Value | | | Unit | Remarks | |
|---------------------------------|--------------------------------------|----------|-------|--------|------|-------|----------------|--|
| Farameter | Symbol Fin | | Min. | Тур. | Max. | Offic | Kemarks | |
| Input clock frequency | Fcн | X0, X1 | 1 | _ | 4.2 | MHz | Main clock | |
| Imput clock frequency | FcL | X0A, X1A | _ | 32.768 | _ | kHz | Subclock | |
| Clock avalations | t HCYL | X0, X1 | 238 | _ | 1000 | ns | Main clock | |
| Clock cycle time | t LCYL | X0A, X1A | _ | 30.5 | _ | μs | Subclock | |
| Input clock pulse width | P _{WH1} P _{WL1} | X0 | 30 | _ | | ns | External clock | |
| Input clock rising/falling time | tcr1 tcr1 | X0 | | _ | 24 | ns | External clock | |


• X0 and X1 Timing and Conditions of Applied Voltage




• Main Clock Conditions




When an external clock is used







• Subclock Conditions




(4) Instruction Cycle

| Parameter | Symbol | Value | Unit | Remarks |
|--------------------------|--------|------------------------------|------|--|
| Instruction cycle | tinst | 4/Гсн, 8/Гсн, 16/Гсн, 64/Гсн | μs | (4/FcH) t_{inst} = 1.0 μs when operating at FcH = 4 MHz |
| (minimum execution time) | unst | 2/FcL | μs | $t_{\text{inst}} = 61.036~\mu \text{s}$ when operating at $F_{\text{CL}} = 32.768~kHz$ |

(5) Recommended Resonator Manufacturers


• Sample Application of Piezoelectric Resonator (FAR Family) for Main Clock Oscillation Circuit



| FAR part number*1 (built-in capacitor type) | Frequency (MHz) | Dumping resistor | Initial deviation of FAR frequency (T _A = +25 °C) | Temperature characteristics of FAR frequency (T _A =-20 °C to +60 °C) | Loading capacitors*2 |
|--|--------------------|------------------|--|---|----------------------|
| FAR-C4CC-02000-L00 | | 1000 Ω | ±0.5% | ±0.5% | |
| 1 AIX-0400-02000-200 | 2.00 | 510 Ω | ±0.5% | ±0.5% | |
| FAR-C4□C-02000-□20 | | | ±0.5% | ±0.5% | |
| FAR-C4□A-03000-□20 | 3.00 | 1 kΩ | ±0.5% | ±0.5% | |
| FAR-C4□A-04000-□01 | | 750 Ω | ±0.5% | ±0.5% | Built-in |
| FAR-C4□A-04000-□21 | 4.00 | | ±0.5% | ±0.5% | |
| FAR-C4CB-04000-M00 | 4.00 | | ±0.5% | ±0.5% | |
| FAR-C4□B-04000-□00 | | _ | ±0.5% | ±0.5% | |
| FAR-C4□B-04194-□00 | 4.194 | | ±0.5% | ±0.5% | |

Inquiry: FUJITSU MEDIA DEVICES LIMITED

• Sample Application of Ceramic Resonator for Main Clock Oscillation Circuit



• Mask ROM products

| Resonator | 1 | | | | |
|--|-----------------|-----------------|---------------|---------------|------------------------|
| manufacturer* | Resonator | Frequency (MHz) | C1 (pF) | C2 (pF) | R |
| Kyocera Corporation | KBR-4.0MKS | 4.00 | 33 | 33 | Not required |
| Matsushita Electronic Components Co,. Ltd. | EFOV4004B | 4.00 | 33 (Built-in) | 33 (Built-in) | 1.5 kΩ |
| | CSBF1000J | 1.00 | 100 | 100 | $6.8~\mathrm{k}\Omega$ |
| | CSA4.00MG | | 30 | 30 | Not required |
| | CST4.00MGW | | Built-in | Built-in | Not required |
| | CSA4.00MGU | | 30 | 30 | Not required |
| Murata Mfg. Co., Ltd. | CST4.00MGWU | 4.00 | Built-in | Built-in | Not required |
| | CSA4.00MGU040 | 4.00 | 100 | 100 | Not required |
| | CST4.00MGWU040 | | Built-in | Built-in | Not required |
| | CSTCS4.00MG | | Built-in | Built-in | Not required |
| | CSTCS4.00MGWOC5 | | Built-in | Built-in | Not required |
| TDK Corporation | CCR4.0MC3 | 4.00 | Built-in | Built-in | Not required |

(Continued)

(Continued)

One-time PROM products

| Resonator manufacturer* | Resonator | Frequency (MHz) | C1 (pF) | C2 (pF) | R |
|----------------------------|----------------|-----------------|----------|----------|--------------|
| | CSA3.00MG040 | 3.00 | 100 | 100 | Not required |
| | CST3.00MGW040 | 3.00 | Built-in | Built-in | Not required |
| | CSA4.00MG | | 30 | 30 | Not required |
| Murata Mfg. Co., Ltd. | CSA4.00MGU | | 30 | 30 | Not required |
| iviurata iviig. Co., Ltd. | CST4.00MGWU | 4.00 | Built-in | Built-in | Not required |
| | CSA4.00MGU040 | 4.00 | 100 | 100 | Not required |
| | CST4.00MGWU040 | | Built-in | Built-in | Not required |
| | CSTCS4.00MG | | Built-in | Built-in | Not required |

Inquiry: Kyocera Corporation

AVX Corporation

North American Sales Headquarters: TEL 1-803-448-9411

AVX Limited

European Sales Headquarters: TEL 44-1252-770000

• AVX/Kyocera H.K. Ltd.

Asian Sales Headquarters : TEL 852-363-3303

Matsushita Electronic Components Co., Ltd.

North America

Panasonic Industrial Co.: TEL 1-201-348-7000

• Canada

Matsushita Electric of Canada Ltd.: TEL 905-238-2436

Europe

Panasonic Industrial Europe (Continental) : TEL 49-40-8549-2048 Panasonic Industrial Europe (Nlederlassung Munchen) : TEL 49-89-4800-7150

Asia

Panasonic Industry of Asia, Company: TEL 65-299-8400

Murata Mfg. Co., Ltd.

- Murata Electronics North America, Inc. : TEL 1-404-436-1300
- Murata Europe Management GmbH: TEL 49-911-66870
- Murata Electronics Singapore (Pte.) Ltd.: TEL 65-758-4233

TDK Corporation

• TDK Corporation of America


Chicago Regional Office: TEL 1-708-803-6100

• TDK Electronics Europe GmbH

Components Division: TEL 49-2102-9450

- TDK Singapore (PTE) Ltd.: TEL 65-273-5022
- TDK Hongkong Co., Ltd.: TEL 852-736-2238
- Korea Branch, TDK Corporation : TEL 82-2-554-6633

• Sample Application of Crystal Resonator for Subclock Oscillation Circuit



Mask ROM products

| Resonator manufacturer* | Resonator | Frequency (kHz) | C1 (pF) | C2 (pF) | Rd (kΩ) |
|-------------------------|-----------|-----------------|---------|---------|---------|
| SII | DS-VT-200 | 32.768 | 24 | 24 | 680 |

Inquiry: SII


Seiko Instruments Inc. (Japan): TEL 81-43-211-1219
Seiko Instruments U.S.A. Inc.: TEL 310-517-7770
Seiko Instruments GmbH: TEL 49-6102-297-122

(6) Serial I/O Timing

 $(Vcc = +5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ TA} = -40 ^{\circ}\text{C to} +85 ^{\circ}\text{C})$

| Parameter | Symbol Pin | Condition | Value | | Unit | Remarks | |
|--|---------------|-----------|---------------------------|----------|------|---------|---------|
| Parameter | Symbol Pin | | Condition | Min. | Max. | Ollit | Remarks |
| Serial clock cycle time | tscyc | SCK | | 2 tinst* | _ | μs | |
| $SCK \downarrow \rightarrow SO$ time | t slov | SCK, SO | Internal shift clock mode | -200 | 200 | ns | |
| Valid SI \rightarrow SCK $↑$ | tıvsн | SI, SCK | | 200 | _ | ns | |
| $SCK \uparrow \rightarrow valid SI hold time$ | t shix | SCK, SI | | 200 | | ns | |
| Serial clock "H" pulse width | t shsl | SCK | | 1 tinst* | _ | μs | |
| Serial clock "L" pulse width | t slsh | SCK | | 1 tinst* | _ | μs | |
| $SCK \downarrow \to SO$ time | tslov | SCK SO I | External shift clock mode | 0 | 200 | ns | |
| Valid SI \rightarrow SCK $↑$ | tıvsн | | 0.000000 | 200 | | ns | |
| $SCK \uparrow \to valid \; SI \; hold \; time$ | t shix | SCK, SI | | 200 | | ns | |

^{*:} For information on tinst, see " (4) Instruction Cycle."




(7) Peripheral Input Timing

(Vcc = $+5.0 \text{ V} \pm 10\%$, AVss = Vss = 0.0 V, T_A = $-40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$)

| Parameter | Symbol | Pin | Condition | Value | | Unit | Remarks |
|--|--------------------|--------------|-----------|----------|------|-------|-------------|
| Faranietei | Syllibol | r III | Condition | Min. | Max. | Oilit | iveillai ks |
| Peripheral input "H" level pulse width 1 | t _{ILIH1} | EC, | | 2 tinst* | _ | μs | |
| Peripheral input "L" level pulse width 1 | t _{IHIL1} | INT0 to INT2 | _ | 2 tinst* | _ | μs | |

^{*:} For information on tinst, see " (4) Instruction Cycle."



5. A/D Converter Electrical Characteristics

(AVcc = Vcc = +3.5 V to +6.0 V, FcH = 3 MHz, AVss = Vss = 0.0 V, TA = -40 °C to +85 °C)

| Parameter | Symbol | Pin | Condition | | Value | | Unit | Re- | |
|-------------------------------|----------|-----------|--|-------------------|-------------------|------------------------|------|---------|--|
| Parameter | Symbol | Pin | Condition | Min. | Тур. | Max. | Unit | marks | |
| Resolution | | | AVR = AVcc = 5.0 V | _ | _ | 8 | bit | | |
| Total error | | | | _ | _ | ±1.5 | LSB | | |
| Linearity error | <u> </u> | | | _ | _ | ±1.0 | LSB | | |
| Differential linearity error | | | | | _ | ±0.9 | LSB | | |
| Zero transition voltage | Vот | | AVR = AVcc | AVss – 1.0 LSB | AVss + 0.5 LSB | AVss + 2.0 LSB | mV | 1LSB = | |
| Full-scale transition voltage | VFST | _ | | AVR – 3.0 LSB | AVR – 1.5 LSB | AVR | mV | AVR/256 | |
| Interchannel disparity | | | | _ | _ | 0.5 | LSB | | |
| A/D mode conversion time | _ | | | | _ | 44 t _{inst} * | _ | μs | |
| Sense mode conversion time | | | | | 12 t inst* | _ | μs | | |
| Analog port input current | lain | 7110 | _ | | _ | 10 | μА | | |
| Analog input voltage | _ | to AN3 | | 0 | _ | AVR | V | | |
| Reference voltage | _ | |] | 2.0 | _ | AVcc | V | | |
| Reference voltage | lR | AVR | AVR = AVcc = 5.0 V, when A/D conversion is operating | _ | 100 | 300 | μΑ | | |
| supply current | Iгн | | AVR = AVcc = 5.0 V, when A/D conversion is not operating | | | 1 | μА | | |

^{*:} For information on t_{inst}, see " (4) Instruction Cycle" in "4. AC Characteristics."

6. A/D Converter Glossary

Resolution

Analog changes that are identifiable by the A/D converter.

When the number of bits is 8, analog voltage can be divided into $2^8 = 256$.

• Linearity error (unit : LSB)


The deviation of the straight line connecting the zero transition point ("0000 0000" \leftrightarrow "0000 0001") with the full-scale transition point ("1111 1111" \leftrightarrow "1111 1110") from actual conversion characteristics

• Differential linearity error (unit : LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

• Total error (unit : LSB)

The difference between theoretical and actual conversion values




7. Notes on Using A/D Converter

Input impedance of the analog input pins

The A/D converter used for the MB89130/130A series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after starting A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below 10 k Ω) .

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of approx. $0.1 \,\mu\text{F}$ for the analog input pin.




• Error


The smaller the | AVR – AVss |, the greater the error would become relatively.

■ EXAMPLE CHARACTERISTICS


(1) "L" Level Output Voltage




(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)




(5) Pull-up Resistance



(2) "H" Level Output Voltage




(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)




V_{IHS}: Threshold when input voltage in hysteresis characteristics is set to "H" level

VILS: Threshold when input voltage in hysteresis characteristics is set to "L" level



(Continued)



■ MASK OPTIONS

| No. | Part number | MB89131 | MB89133A MB89135A | MB89P131 MB89P133A |
|-----|---|--|--|--|
| NO. | Specifying procedure | Specify when ordering masking | Specify when ordering masking | Specify when ordering masking |
| 1 | Pull-up resistors •P00 to P07, P10 to P17, •P30 to P37, P40 to P43 | Selectable by pin (P40 to P43 must be fixed to no pull-up resistor option when an A/D converter is used.) | Selectable by pin (P40 to P43 must be fixed to no pull-up resistor option when an A/D converter is used.) | Selectable by pin (P40 to P43 must be fixed to no pull-up resistor option when an A/D converter is used.) |
| 2 | Power-on reset Power-on reset provided No power-on reset | Selectable | Selectable | Selectable |
| 3 | Selection of oscillation stabilization time •The oscillation stabilization time initial value is selectable from 4 types given below. 0: Oscillation stabilization 2²/FcH 1: Oscillation stabilization 2¹²/FcH 2: Oscillation stabilization 2¹8/FcH 3: Oscillation stabilization 2¹8/FcH | Selectable | Selectable | Selectable |
| 4 | Reset pin output •Reset output enabled •Reset output disabled | Selectable | Selectable | Selectable |
| 5 | Clock mode selection Single-clock mode Dual-clock mode | Selectable | Selectable | Selectable |
| 6 | Selection of oscillation circuit type •Crystal or ceramic oscillation type •External clock input type | Selectable | Selectable | Not required*1 |
| 7 | Peripheral control clock output function*2 •Not used •Used | Selectable | Not required*3 | Not required*3 |

^{*1 :} Both external clock and oscillation resonator can be used on the OTPROM product.

^{*2 : &}quot;Used" must be selected when P33 (39 pin) is used as SCO for the peripheral control clock output.

^{*3 :} The peripheral control clock output function can be used only by software.

| No. | Part number | MB89P135A | MB89PV130A | | |
|-----|--|---|--|--|--|
| NO. | Specifying procedure | Set with EPROM programmer | Setting not possible | | |
| 1 | Pull-up resistors | Selectable by pin (P40 to P43 must be fixed to no pull-up resistor option.) | All pins fixed to no pull-up resistor option | | |
| 2 | Power-on reset Power-on reset provided No power-on reset | Selectable | Power-on reset provided | | |
| 3 | Selection of oscillation stabilization wait time •The oscillation stabilization time initial value is selectable from 4 types given below. 0: Oscillation stabilization 2²/FcH 1: Oscillation stabilization 2¹²/FcH 2: Oscillation stabilization 2¹6/FcH 3: Oscillation stabilization 2¹8/FcH | Selectable | Oscillation stabilization 2 ¹⁸ /F _{CH} | | |
| 4 | Reset pin output •Reset output enabled •Reset output disabled | Selectable | Reset output enabled | | |
| 5 | Selection of clock mode selection •Single-clock mode •Dual-clock mode | Selectable | Dual-clock mode | | |
| 6 | Selection of oscillation circuit type •Crystal or ceramic oscillation type •External clock input type | Not required*1 | Not required*1 | | |
| 7 | Peripheral control clock output function*2 •Not used •Used | Not required*3 | Not required*3 | | |

^{*1 :} Both external clock and oscillation resonator can be used.

^{*2 : &}quot;Used" must be selected when P33 (39 pin) is used as SCO for the peripheral control clock output.

^{*3 :} The peripheral control clock output function can be used only by software.


■ MB89P131/P133A STANDARD OPTIONS

| No. | Product option | Product option MB89P131-101 | |
|-----|---|--|--|
| 1 | Pull-up resistor | Not provided for any port | Not provided for any port |
| 2 | Power-on reset | Provided | Provided |
| 3 | Selection of oscillation stabilization time | 2 : Oscillation stabilization 2 ¹⁶ /Fсн | 2 : Oscillation stabilization 2 ¹⁶ /Fсн |
| 4 | Reset pin output | Enabled | Enabled |
| 5 | Selection of clock mode | Dual-clock mode | Dual-clock mode |


■ ORDERING INFORMATION


| Part number | Package | Remarks |
|---|--|---------|
| MB89131PFM MB89133APFM MB89135APFM MB89P131PFM-101 MB89P133APFM-201 MB89P135APFM | 48-pin Plastic QFP (FPT-48P-M13) | |
| MB89133AP MB89P133AP-201 | 48-pin Plastic SH-DIP (DIP-48P-M01) | |
| MB89PV130ACF-ES | 48-pin Ceramic MQFP (MQP-48C-P01) | |

■ PACKAGE DIMENSION



(Continued)





FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0110 © FUJITSU LIMITED Printed in Japan