

# PRTR5V0U2AX

Ultra low capacitance double rail-to-rail ESD protection diode in a SOT143B package

Rev. 02 — 21 December 2006

**Product data sheet** 

## 1. Product profile

### 1.1 General description

Ultra low capacitance double rail-to-rail ElectroStatic Discharge (ESD) protection diode in a small SOT143B Surface-Mounted Device (SMD) plastic package designed to protect two high-speed data lines or high frequency signal lines from the damage caused by ESD and other transients.

PRTR5V0U2AX incorporates two pairs of ultra low capacitance rail-to-rail diodes as well as an additional ESD protection diode to ensure signal line protection even if no supply voltage is available.

#### 1.2 Features

- ESD protection of two high-speed data lines or high frequency signal lines
- Ultra low input/output to ground capacitance:  $C_{(I/O-GND)} = 1.8 \text{ pF}$
- ESD protection up to 12 kV
- IEC 61000-4-2, level 4 (ESD)
- Very low clamping voltage due to an integrated additional ESD protection diode
- Very low leakage current
- Small 4 lead SOT143B SMD plastic package

### 1.3 Applications

- USB 2.0 ports
- Digital Video Interface (DVI) / High Definition Multimedia Interface (HDMI) interfaces
- Mobile and cordless phones
- Personal Digital Assistants (PDA)
- Digital cameras
- Wide Area Network (WAN) / Local Area Network (LAN) systems
- PCs, notebooks, printers and other PC peripherals



### 1.4 Quick reference data

Table 1. Quick reference data

| Symbol                 | Parameter                          | Conditions                          | Min   | Тур | Max | Unit |
|------------------------|------------------------------------|-------------------------------------|-------|-----|-----|------|
| $V_{RWM}$              | reverse standoff voltage           |                                     | -     | -   | 5.5 | V    |
| C <sub>(I/O-GND)</sub> | input/output to ground capacitance | f = 1 MHz;<br>$V_{(I/O-GND)} = 0 V$ | [1] - | 1.8 | -   | pF   |
| $C_{sup}$              | supply pin to ground capacitance   | f = 1 MHz;<br>$V_{CC} = 0 V$        | [2]   | 16  | -   | pF   |

<sup>[1]</sup> Measured from pin 2 and 3 to ground

# 2. Pinning information

Table 2. Pinning

| 9               |                             |  |
|-----------------|-----------------------------|--|
| Description     | Simplified outline          | Symbol   |
| GND             |                             |  |
| I/O 1           | 4 3                         |  |
| I/O 2           |                             | 1 4  |
| V <sub>CC</sub> | 1 2                         | 2 006aaa482  |
|                 | Description GND I/O 1 I/O 2 | Description GND I/O 1 I/O 2 V <sub>CC</sub> Simplified outline |

# 3. Ordering information

Table 3. Ordering information

| Type number | Package |  |         |  |  |  |
|-------------|---------|--|---------|--|--|--|
|             | Name    | Description                              | Version |  |  |  |
| PRTR5V0U2AX | -       | plastic surface-mounted package; 4 leads | SOT143B |  |  |  |

# 4. Marking

Table 4. Marking codes

| Type number | Marking code <sup>[1]</sup> |
|-------------|-----------------------------|
| PRTR5V0U2AX | *AE                         |

[1] \* = -: made in Hong Kong

\* = p: made in Hong Kong

\* = t: made in Malaysia

\* = W: made in China

<sup>[2]</sup> Measured from pin 4 to ground

# 5. Limiting values


Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol           | Parameter           | Conditions | Min | Max  | Unit |
|------------------|---------------------|------------|-----|------|------|
| $T_{amb}$        | ambient temperature |            | -40 | +85  | °C   |
| T <sub>stg</sub> | storage temperature |            | -55 | +125 | °C   |

Table 6. ESD standards compliance

| Standard                     | Conditions        |
|------------------------------|-------------------|
| IEC 61000-4-2; level 4 (ESD) | > 12 kV (contact) |




## 6. Characteristics

Table 7. Characteristics

 $T_{amb}$  = 25 °C unless otherwise specified.

| Symbol                 | Parameter                          | Conditions                          | Min          | Тур | Max | Unit |
|------------------------|------------------------------------|-------------------------------------|--------------|-----|-----|------|
| $V_{RWM}$              | reverse standoff voltage           |                                     | -            | -   | 5.5 | V    |
| $I_R$                  | reverse current                    | $V_R = 3 V$                         | <u>[1]</u> _ | < 1 | 100 | nA   |
| $V_{BR}$               | breakdown voltage                  |                                     | <u>[2]</u> 6 | -   | 9   | V    |
| C <sub>(I/O-GND)</sub> | input/output to ground capacitance | f = 1 MHz;<br>$V_{(I/O-GND)} = 0 V$ | [3] _        | 1.8 | -   | pF   |
| C <sub>sup</sub>       | supply pin to ground capacitance   | f = 1 MHz;<br>$V_{CC} = 0 V$        | [2] _        | 16  | -   | pF   |
| $V_{F}$                | forward voltage                    |                                     | -            | 0.7 | -   | V    |

- [1] Measured from pin 2, 3 and 4 to ground
- [2] Measured from pin 4 to ground
- [3] Measured from pin 2 and 3 to ground



 $f = 1 \text{ MHz}; T_{amb} = 25 \,^{\circ}\text{C}$ 

Fig 2. Input/output to ground capacitance as a function of input/output to ground voltage; typical values

# 7. Application information


Handling data rates up to 480 Mbit/s, USB 2.0 interfaces require ESD protection devices with an extremely low line capacitance in order to avoid signal distortion.

With a capacitance of only 1.8 pF, the NXP PRTR5V0U2AX offers IEC 61000-4-2, level 4 compliant ESD protection.

The PRTR5V0U2AX integrates two ultra-low capacitance rail-to-rail ESD protection diodes and an additional ESD protection diode in a small 4 lead SOT143B package.

The additional ESD protection diode connected between ground and  $V_{CC}$  prevents charging of the supply.

To achieve the maximum ESD protection level, no additional external capacitors are required.



#### Circuit board layout and protection device placement

Circuit board layout is critical for the suppression of ESD, Electrical Fast Transient (EFT) and surge transients. The following guidelines are recommended:


- 1. Place the PRTR5V0U2AX as close to the input terminal or connector as possible.
- 2. The path length between the PRTR5V0U2AX and the protected line should be minimized.
- 3. Keep parallel signal paths to a minimum.
- 4. Avoid running protected conductors in parallel with unprotected conductors.
- 5. Minimize all printed-circuit board conductive loops including power and ground loops.
- 6. Minimize the length of the transient return path to ground.
- 7. Avoid using shared transient return paths to a common ground point.
- 8. Ground planes should be used whenever possible. For multilayer printed-circuit boards, use ground vias.

6 of 10


### Ultra low capacitance double rail-to-rail ESD protection diode

## **Test information**

**Product data sheet** 



# 9. Package outline



# 10. Packing information

Table 8. Packing methods

The indicated -xxx are the last three digits of the 12NC ordering code.[1]

| Type number | Package | Description                    | Packing quantity |       |
|-------------|---------|--------------------------------|------------------|-------|
|             |         |                                | 3000             | 10000 |
| PRTR5V0U2AX | SOT143B | 4 mm pitch, 8 mm tape and reel | -215             | -235  |

[1] For further information and the availability of packing methods, see Section 13.



# 11. Revision history

### Table 9. Revision history

| Document ID    | Release date  | Data sheet status           | Change notice      | Supersedes      |
|----------------|---|-----------------------------|--------------------|-----------------|
| PRTR5V0U2AX_2  | 20061221  | Product data sheet          | -                  | PRTR5V0U2AX_1   |
| Modifications: | <ul> <li>The format of this data sheet has been redesigned to comply with the new identity<br/>guidelines of NXP Semiconductors.</li> </ul> |                             |                    |                 |
|                | <ul> <li>Legal texts l</li> </ul>   | nave been adapted to the ne | w company name whe | re appropriate. |
|                | • Figure 4: up  | dated                       |                    |                 |
| PRTR5V0U2AX_1  | 20060522  | Product data sheet          | -                  | -               |



## 12. Legal information

#### 12.1 Data sheet status

| Document status[1][2]          | Product status[3] | Definition  |
|--------------------------------|-------------------|---|
| Objective [short] data sheet   | Development       | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification     | This document contains data from the preliminary specification.                       |
| Product [short] data sheet     | Production        | This document contains the product specification.                                     |

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 12.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 13. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

PRTR5V0U2AX\_2 © NXP B.V. 2006. All rights reserved.

# PRTR5V0U2AX

### Ultra low capacitance double rail-to-rail ESD protection diode

## 14. Contents

| 1    | Product profile         | 1 |
|------|-------------------------|---|
| 1.1  | General description     | 1 |
| 1.2  | Features                | 1 |
| 1.3  | Applications            | 1 |
| 1.4  | Quick reference data    | 2 |
| 2    | Pinning information     | 2 |
| 3    | Ordering information    | 2 |
| 4    | Marking                 | 2 |
| 5    | Limiting values         | 3 |
| 6    | Characteristics         | 4 |
| 7    | Application information | 5 |
| 8    | Test information        | 6 |
| 9    | Package outline         | 7 |
| 10   | Packing information     | 7 |
| 11   | Revision history        | 8 |
| 12   | Legal information       |   |
| 12.1 | Data sheet status       | 9 |
| 12.2 | Definitions             | 9 |
| 12.3 | Disclaimers             | 9 |
| 12.4 | Trademarks              | 9 |
| 13   | Contact information     | 9 |
| 14   | Contents                | 0 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

