


Features

- Processed with BCDMOS on SOI (Silicon On Insulator)
- DC to 10MHz analog signal frequency
- · Surface mount package available
- Low quiescent power dissipation (< 1µA typical)
- Output on-resistance typically 20Ω
- TTL I/O's for 3.3V interface
- Adjustable high voltage supplies

Applications

- · Ultrasound imaging
- Printers
- Industrial controls and measurement

Block Diagram





Description

The CPC7220 is a low charge injection 8-channel high-voltage analog switch integrated circuit (IC) for use in applications requiring high voltage switching. Control of the high voltage switching is via low voltage TTL logic level compatible inputs for direct connectivity to the system controller.

Switch manipulation is managed by an 8-bit serial to parallel shift register whose outputs are buffered and stored by an 8-bit transparent latch. Level shifters buffer the latch outputs and operate the high voltage switches.

Because the CPC7220 is capable of switching high load voltages and has a flexible load voltage range, e.g. V_{PP}/V_{NN} : +40V/-160V or +100V/-100V, it is well suited for many medical and industrial applications such as medical ultrasound imaging, printers, and industrial measurement equipment.


Construction of the high voltage switches using Clare's reliable BCDMOS process technology on SOI (Silicon On Insulator) allow the switches to be organized as solid state switches with direct gate drive.

Ordering Information

Part Number	Description
CPC7220W	28-Lead PLCC in Tubes (37/Tube)
CPC7220WTR	28-Lead PLCC Tape & Reel (500/Reel)
CPC7220K	48-Lead LQFP in Trays (250/Tray)
CPC7220KTR	48-Lead LQFP Tape & Reel (1000/Reel)



PLCC Package Pinout




Pin Descriptions

		CPC7220	Name	Description					
		1	SW3	SW3 output					
		2	SW3	SW3 output					
		3	SW2	SW2 output					
22 21 20 19	1	4	SW2	SW2 output					
	18	5	SW1	SW1 output					
	17	6	SW1	SW1 output					
		7	SW0	SW0 output					
	16	8	SW0	SW0 output					
	15	10	10 V _{PP} Switch positive high voltage supply						
	14	12	V _{NN}	Switch negative high voltage supply					
		13	GND	Ground					
	13	14	Logic positive voltage supply						
	12	16	V _{DD} D _{IN}	Serial data input					
		17	CLK	Clock input, positive edge trigger					
8 9 10 11		18	LE	Latch enable, active low					
		19	CL	Latch clear, active high clears latches and opens switches					
		20	D _{OUT}	Serial data output					
		21	SW7	SW7 output					
		22	SW7	SW7 output					
		23	SW6	SW6 output					
		24	SW6	SW6 output					
		25	SW5	SW5 output					
		26	SW5	SW5 output					
		27	SW4	SW4 output					
		28	SW4	SW4 output					
		9, 11, 15	N/C	No Connection					
29									



LQFP Package Pinout



Pin Descriptions

CPC7220	Name	Description							
1	SW5	SW5 output							
2	N/C	No Connection							
3	SW4	SW4 output							
4	N/C	No Connection							
4 5	SW4	SW4 output							
6	N/C	No Connection							
7	N/C	No Connection							
8	SW3	SW3 output							
9	N/C	No Connection							
10	SW3	SW3 output							
11	N/C	No Connection							
12	SW2	SW2 output							
13	N/C	No Connection							
14	SW2	SW2 output							
15	N/C	No Connection							
16	SW1	SW1 output							
17	N/C	No Connection							
18	SW1	SW1 output							
19	N/C	No Connection							
20	SW0	SW0 output							
21	N/C	No Connection							
22	SW0	SW0 output							
23	N/C	No Connection							
24	V _{PP}	Switch positive high voltage supply							
25	V _{NN}	Switch negative high voltage supply							
26	N/C	No Connection							
27	N/C	No Connection							
28	GND	Ground							
29	V _{DD}	Logic positive voltage supply							
30	N/C	No Connection							
31	N/C	No Connection							
32	N/C	No Connection							
33		Serial data input							
33	D _{IN} CLK	Clock input, positive edge trigger							
35		Latch enable, active low							
36	CL	Latch clear, active high clears latches and opens switches							
37	D _{OUT}	Serial data output							
38	N/C	No Connection							
39	SW7	SW7 output							
40	N/C	No Connection							
41	SW7	SW7 output							
42	N/C	No Connection							
43	SW6	SW6 output							
44	N/C	No Connection							
45	SW6	SW6 output							
46	N/C	No Connection							
47	SW5	SW5 output							
48	N/C	No Connection							



Absolute Maximum Ratings (@ 25° C)

Parameter	Ratings	Units
V _{DD} logic power supply voltage	-0.5 to +6	V
V _{PP} - V _{NN} supply voltage	220	V
V _{PP} positive high voltage supply	-0.5 to V _{NN} +200	V
V _{NN} negative high voltage supply	+0.5 to V _{PP} -200	V
Logic input voltages	-0.5 to V _{DD} +0.3	V
Analog signal range	V _{NN} to V _{PP}	-
Peak analog signal current/channel	1	Α
Power dissipation	1.2	W
Storage Temperature	-60 to +150	٥C

Absolute Maximum Ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at conditions beyond those indicated in the operational sections of this data sheet is not implied.

Operating Conditions

Parameter	Symbol	Value
Logic power supply voltage ^{1,3}	V _{DD}	4.5V to 6V
Positive high voltage supply ^{1,3}	V _{PP}	40V to V _{NN} + 200V
Negative high voltage supply ^{1,3}	V _{NN}	-40V to -160V
Analog signal voltage peak to peak ²	V _{SIG}	V _{NN} + 10V to V _{PP} -10V
Operating temperature	T _A	0°C to 70°C

NOTES:

 $\label{eq:scalar} \begin{array}{l} ^{1} \quad \text{Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.} \\ ^{2} \quad V_{\text{SIG}} \mbox{ must be } V_{\text{NN}} \leq V_{\text{SIG}} \leq V_{\text{PP}} \mbox{ or floating during power up/down transition.} \\ ^{3} \quad \text{Rise and fall times of power supplies } V_{\text{DD}}, V_{\text{PP}} \mbox{ and } V_{\text{NN}} \mbox{ should not be less than 1 msec.} \end{array}$



Electrical Characteristcs

DC Characteristics (over recommended operating conditions unless otherwise noted)

Deremeter	Cumbal	Test Conditions	0	°C		+25°C	;	+70°C		Units
Parameter	Symbol	Test Conditions	min	max	min	typ	max	min	max	Units
		$V_{PP} = 40V$, $I_{SIG} = 5mA$	-	30	-	26	38	-	48	
		$V_{NN} = -160V$ $I_{SIG} = 200mA$	-	25	-	22	27	-	32	
Small Signal Switch On-resistance	Б	$V_{PP} = 100V,$ $I_{SIG} = 5mA$	-	25	-	22	27	-	33	Ω
Sinal Signal Switch On-resistance	R _{ONS}	V _{NN} = -100V I _{SIG} = 200mA	-	18	-	18	24	-	27	52
		$V_{PP} = 160V,$ $I_{SIG} = 5mA$	-	23	-	20	25	-	30	
		$V_{NN} = -40V$ $I_{SIG} = 200mA$	-	22	-	16	25	-	27	
Small Signal Switch On-resistance Matching	$\Delta \mathrm{R}_{\mathrm{ONS}}$	I _{SW} = 5mA, V _{PP} = 100V, V _{NN} = -100V	-	20	-	5	20	-	20	%
Large Signal Switch On-resistance	R _{ONL}	$V_{SIG} = V_{PP} - 10V, I_{SIG} = 0.8A$	-	-	-	15	-	-	-	Ω
Switch Off Leakage Per Switch	ISOL	$V_{SIG} = V_{PP} - 10V$ and $V_{NN} + 10V$		5		0.4	10	-	15	μA
DC Offset Switch Off	-	R _L = 100KΩ	-	100	-	0	100	-	100	mV
DC Offset Switch On	-	R _L = 100KΩ	•	100	-	0	100	-	100	mV
V _{PP} Quiescent Supply Current	1	ALL SWs OFF			-	0.1	10			μA
	I _{PPQ}	ALL SWs ON I _{SW} = 5mA				0.1				μΛ
V _{NN} Quiescent Supply Current	I _{NNQ}	ALL SWs OFF		_	-	-0.1	-10	-	-	μA
		ALL SWs ON I _{SW} = 5mA								
Switch Output Peak Current	-	V _{SIG} duty cycle 0.1%	-	-	-	-	0.8	-	-	A
Output Switch Frequency	f _{sw}	Duty Cycle = 50%	-	-	-	-	50	-	-	KHz
V _{PP} Operating Supply Current	I _{PP}	$V_{PP} = 40V,$ $V_{NN} = -160V$ 50kHz Output	-	6.5	-	-	7	-	8	
		V _{PP} = 100V, Switching V _{NN} = -100V Frequency with		5	-	-	5.5	-	5.5	mA
V _{NN} Operating Supply Current	I _{NN}	$V_{PP} = 160V,$ no load $V_{NN} = -40V$	-	5	-	-	5	-	5.5	
V _{DD} Average Supply Current	I _{DD}	$f_{CLK} = 5MHz, V_{DD} = 5V$	-	4	-	-	4	-	4	mA
V _{DD} Quiescent Supply Current	IDDQ	-	-	10	-	1	10	-	10	μA
D _{OUT} Source Capability	V _{OH}	I _{OUT} = -400μA	-	-	V _{DD} -0.7	-	-	-	-	V
D _{OUT} Sink Capability	V _{OL}	I _{OUT} = +400μA	-	-	-	-	0.7	-	-	V
Logic Input Capacitance	C _{IN}		-	10	-	-	10	-	10	pF
Logic Input High	V _{IH}	4.75V < V _{DD} < 5.25V	2	-	2	-	-	2	-	V
Logic Input Low	VIL	4.75V < V _{DD} < 5.25V	-	0.8	-	-	0.8	-	0.8	V




Electrical Characteristcs

AC Characteristics (over recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Conditions	0	°C		+25°C	;	+70°C		Unit
			min	max	min	typ	max	min	max	
Set Up Time before LE rises	t _{SD}		150	-	150	-	-	150	-	ns
Time Width of LE	t _{WLE}		150	-	150	-	-	150	-	ns
Clock Delay time to Data Out	t _{DO}		-	150	-	-	150	-	150	ns
Time Width of CL	t _{WCL}		150	-	150	-	-	150	-	ns
Set Up Time Data to Clock	t _{SU}		15	-	15	8	-	20	-	ns
Hold Time Data from Clock	t _H		35	-	35	-	-	35	-	ns
Clock Freq	f _{CLK}	50% duty cycle $f_{DATA} = f_{CLK}/2$	-	5	-	-	5	-	5	MHz
Clock Rise and Fall Times	t _r , t _f		-	50	-	-	50	-	50	ns
Turn On Time	t _{ON}			F					F	
Turn Off Time	t _{OFF}	$V_{SIG} = V_{PP} - 10V, R_L = 10K\Omega$	-	5			5	-	5	μs
		V _{PP} = 160V, V _{NN} = -40V								
Maximum V _{SIG} Slew Rate	dv/dt	$V_{PP} = 100V, V_{NN} = -100V$	-	20	-	-	20	-	max Un - n 150 n 150 n - n - n - n - n - n - n - n 5 Mil 50 n 50 n 20 V/ - d 300 m 20 p 50 p - n	V/ns
		$V_{PP} = 40V, V_{NN} = -160V$						$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
	1/0	f = 5MHz, 1KΩ/15pF load	-30	-	-30	-33	-	-30	-	dB dB
Off Isolation	KO	$f = 5MHz, 50\Omega$ load	-58	-	-58	-	-	-58	-	a a
Switch Crosstalk	K _{CR}	f = 5MHz, 50 Ω load	-60	-	-60	-	-	-60	-	dB
Output Switch Isolation	I _{ID}	300ns Pulse Width, 2.0% Duty Cycle		300			300		300	mA
Diode Current										
Off Capacitance SW to GND	C _{SG(OFF)}	0V, 1MHz	5	17	5	21	25			pF
On Capacitance SW to GND	C _{SG(ON)}	OV, 1MHz	25	40	20	30	40	25	50	pF
	+V _{SPK}	$V_{PP} = 40V, V_{NN} = -160V, R_{L} = 50\Omega$								
	-V _{SPK}	$v_{\rm PP} = 400, v_{\rm NN} = 1000, H_{\rm L} = 3022$								
Output Voltage Spike	+V _{SPK}	$V_{PP} = 100V, V_{NN} = -100V, R_{L} = 50\Omega$		-	<u>-</u>	_	150	-	_	l mV
Oulput Voltage Opine	-V _{SPK}	$v_{\rm PP} = 100 v, v_{\rm NN} = 100 v, H_{\rm L} = 0002$					100			
	+V _{SPK}	$V_{PP} = 160V, V_{NN} = -40V, R_{L} = 50\Omega$								
	-V _{SPK}									
Charge Injection	Q	$V_{PP} = 100V, V_{NN} = -100V, V_{SIG} = 0V$			-	880	-			pC



Logic Timing Waveforms





CPC7220 Description

The CPC7220 takes a serial stream of input data along with a synchronous clock signal. As the clock transits from low to high, the data at the input of each shift register is shifted through from SR(n) to SR(n+1). A high data bit, a "1," represents an ON switch; a low data bit, a "0," represents an OFF switch. Data is input and shifted through the internal shift register until all eight shift register positions, SR0 through SR7, are in the desired state.

 \mathbf{D}_{IN} : The data-in line presents data bits to the CPC7220 to be shifted through the internal shift register.

CLK: The clock signal's rising edge is associated only with shifting data into and through the shift register.

CL: The clear line overrides all other inputs. When CL is high, the shift register is cleared to all 0s and all latches are set low, which causes all output switches to be turned OFF immediately. When CL is low, all output switches remain in whatever state they are in, ON or OFF, in response to CLK, latch inputs, and the $\overline{\text{LE}}$ signal.

LE: latch enable controls the state of the latches and thus the state of the eight switches. If $\overline{\text{LE}}$ is high, then the latches do not change states, but retain their most recent status: either ON or OFF. With $\overline{\text{LE}}$ high, input data and CLK have no effect on the state of the output switches. If $\overline{\text{LE}}$ is low, then all latch outputs and their switch states follow the inputs from the shift register. $\overline{\text{LE}}$ is overridden by CL: no matter what state $\overline{\text{LE}}$ is in, CL clears the latches. See table on page 10.

 D_{OUT} : The data-out pin is the output of SR7. After eight clock pulses, the first bit of eight input data bits is shifted to SR7 and appears on D_{OUT} .

SW0 - SW7: The CPC7220 provides eight highvoltage SPST output switches with a typical onresistance of 20Ω . The two connections of each switch are not polarity-sensitive.


 V_{PP} and V_{NN} : Voltage inputs to the level shifters for each switch channel that translate the voltage level of the latch output signals to an appropriate level for the voltages being switched.

The high-voltage output switches are turned on and off in response to the data sent into the latches from the shift register: data 0 turns a switch OFF, data 1

turns a switch ON.

Two or more CPC7220 devices can be cascaded to form an n-switch arrangement. The D_{OUT} pin of the first is connected to the D_{IN} pin of the next in the series. All devices are connected to the same clock (CLK) signal. \overline{LE} of all devices would normally be connected, as would CL, but this is not necessary.

The first data bit applied to D_{IN} of the CPC7220, whether it's a single device or several cascaded devices, ripples through to the last switch output in line after the application of a full clocking sequence of 8 clock pulses per CPC7220. Setting the serial I/O device to output the most significant bit (MSB) first, results in the MSB appearing on SW7 of the last device in line after a full clocking sequence.





Truth Table

D0	D1	D2	D3	D4	D5	D6	D7	ĪĒ	CL	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	OFF							
Н								L	L	ON							
	L							L	L		OFF						
	Н							L	L		ON						
		L						L	L			OFF					
		Н						L	L			ON					
			L					L	L				OFF				
			Н					L	L				ON				
				L				L	L					OFF			
				Н				L	L					ON			
					L			L	L						OFF		
					Н			L	L						ON		
						L		L	L							OFF	
						Н		L	L							ON	
							L	L	L								OFF
							Н	L	L								ON
Х	Х	Х	Х	Х	Х	Х	Х	Н	L			HC	LD PF	REVIO	US ST	ATE	
Х	Х	Х	Х	Х	Х	Х	Х	X	Н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

Notes:

- 1. The eight switches operate independently.
- 2. Serial data is clocked in on the L \rightarrow H transition CLK.
- 3. The switches go to a state retaining their present condition at the rising edge of $\overline{\text{LE}}$. When $\overline{\text{LE}}$ is low the shift register data flows through the latch.
- 4. D_{OUT} is high when switch 7 is on.
- 5. Shift register clocking has no effect on the switch states if $\overline{\text{LE}}$ is H.
- 6. The clear input overrides all other inputs.



Manufacturing Information

Soldering


For proper assembly, the component must be processed in accordance with the current revision of IPC/JEDEC standard J-STD-020. Failure to follow the recommended guidelines may cause permanent damage to the device resulting in impaired performance and/or a reduced lifetime expectancy.

Washing

Clare does not recommend ultrasonic cleaning or the use of chlorinated solvents.



MECHANICAL DIMENSIONS







For additional information please visit our website at: www.clare.com

Clare, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. Neither circuit patent licenses nor indemnity are expressed or implied. Except as set forth in Clare's Standard Terms and Conditions of Sale, Clare, Inc. assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

The products described in this document are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or where malfunction of Clare's product may result in direct physical harm, injury, or death to a person or severe property or environmental damage. Clare, Inc. reserves the right to discontinue or make changes to its products at any time without notice.

Specification: DS-CPC7220-R00H ©Copyright 2009, Clare, Inc. All rights reserved. Printed in USA. 4/20/09