## LV8052GP <br> Bi-CMOS IC LV8052LP <br> For Digital Still Camera <br> Single-Chip Motor Driver IC

## Overview

The LV8052GP, LV8052LP is a single-chip motor driver IC for digital still camera.

## Functions

- DSC actuator driver incorporated in a single chip
- Photo sensor driving transistor incorporated
- Various actuator applications possible
- Reduction of the current drain by MOS output


## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage 1 | $\mathrm{V}_{\mathrm{M}}$ max |  | 6 | V |
| Supply voltage 2 | $\mathrm{V}_{\text {CC }}$ max |  | 6 | V |
| Output peak current | lo peak | OUT1 to 8 | 600 | mA |
| Output continuous current | $\mathrm{I}_{0} \max 1$ | OUT1 to 8 | 400 | mA |
|  | IO max2 | PI | 50 | mA |
| Allowable power dissipation | Pd max | Mounted on a circuit board* | 1.05 | W |
| Operating temperature | Topr |  | -20 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Standard circuit board : $40 \times 50 \times 0.8 \mathrm{~mm}^{3}$ glass epoxy four-layer board

Recommended Operating Conditions at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage range 1 | $\mathrm{~V}_{\mathrm{M}}$ |  | 2.7 to 5.5 | V |
| Supply voltage range 2 | $\mathrm{~V}_{\mathrm{CC}}$ |  | 2.7 to 5.5 | V |
| Logic input voltage | $\mathrm{V}_{\mathrm{IN}}$ |  | 0 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| Input frequency | $\mathrm{f} I \mathrm{~N}$ | EN, MD1 to 3, IN1 to 2, INA to B, SWPI | to 100 | kHz |

Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before usingany SANYO Semiconductor products described or contained herein in such applications.
■ SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

LV8052GP,LV8052LP
Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{M}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Input H-level voltage | $\mathrm{V}_{1 \mathrm{~N}^{\mathrm{H}}}$ | EN, MD1 to 3, IN1 to 2, INA to B, SWPI | 2.5 |  |  | V |
| Input L-level voltage | $\mathrm{V}_{1 \mathrm{~N}^{\mathrm{L}}}$ | EN, MD1 to 3, IN1 to 2, INA to B, SWPI |  |  | 1.0 | V |
| Input pin current | ${ }_{1 / 2}{ }^{\text {L }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
|  | $\mathrm{l}_{\mathrm{N}} \mathrm{H}$ | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$ | 20 | 33 | 50 | $\mu \mathrm{A}$ |
| Current drain at standby | ICCO | EN, INA to B = "L" |  |  | 1.0 | $\mu \mathrm{A}$ |
| Current drain 1 | ${ }^{\prime} \mathrm{M}$ | $E N=$ "H", MD1 to $3, I N 1$ to 2 , INA to $B=$ " H ", no load | 40 | 80 | 160 | $\mu \mathrm{A}$ |
| Current drain 2 | ${ }^{\text {ICC }}$ | $E N=$ "H", MD1 to 3 , IN1 to 2 , INA to $B=" H$ ", no load | 0.5 | 1.0 | 1.8 | mA |
| $\mathrm{V}_{\mathrm{CC}}$ low-voltage cut voltage | $\mathrm{V}_{\text {th }} \mathrm{V}_{\text {cc }}$ |  | 2.1 | 2.35 | 2.6 | V |
| Low-voltage hysteresis voltage | $\mathrm{V}_{\text {th }} \mathrm{HYS}$ |  | 100 | 150 | 200 | mV |
| Thermal shutdown temperature | TSD | Design guarantee | 150 | 180 | 200 | ${ }^{\circ} \mathrm{C}$ |
| Thermal hysteresis width | $\Delta$ TSD | Design guarantee | 20 | 40 | 60 | ${ }^{\circ} \mathrm{C}$ |
| Motor driver for SH (OUT1-2) |  |  |  |  |  |  |
| Output ON resistance | Ronu | $\mathrm{I}^{\mathrm{O}}=400 \mathrm{~mA}$, upper ON resistance |  | 0.65 | 0.80 | $\Omega$ |
|  | Rond | $\mathrm{I} \mathrm{O}=400 \mathrm{~mA}$, lower ON resistance |  | 0.45 | 0.60 | $\Omega$ |
| Output leak current | Ioleak |  |  |  | 1.0 | $\mu \mathrm{A}$ |
| Diode forward voltage | $\mathrm{V}_{\mathrm{D}}$ | l D $=-400 \mathrm{~mA}$ | 0.7 | 0.9 | 1.2 | V |
| Output constant current | $1{ }^{1}$ | OUT2 $\rightarrow$ OUT1, RRFS $=1 \Omega, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{M}} \leq 5.0 \mathrm{~V}$ | 117.5 | 125.0 | 132.5 | mA |
|  | $\mathrm{I}^{2}$ | OUT1 $\rightarrow$ OUT2, RRFS $=1 \Omega, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{M}} \leq 5.0 \mathrm{~V}$ | 117.5 | 125.0 | 132.5 | mA |
|  | $\mathrm{I}^{3}$ | OUT2 $\rightarrow$ OUT1, RRFS $=1 \Omega, 2.9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{M}} \leq 3.1 \mathrm{~V}$ | 116.9 | 123.0 | 129.1 | mA |
|  | 104 | OUT1 $\rightarrow$ OUT2, RRFS $=1 \Omega, 2.9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{M}} \leq 3.1 \mathrm{~V}$ | 116.9 | 123.0 | 129.1 | mA |
| Stepping motor driver for AF (OUT2-3, OUT6-7) |  |  |  |  |  |  |
| Output ON resistance | Ronu | $\mathrm{I} \mathrm{O}=400 \mathrm{~mA}$, upper ON resistance |  | 0.65 | 0.80 | $\Omega$ |
|  | Rond | $\mathrm{I} \mathrm{O}=400 \mathrm{~mA}$, lower ON resistance |  | 0.45 | 0.60 | $\Omega$ |
| Output leak current | Ioleak |  |  |  | 1.0 | $\mu \mathrm{A}$ |
| Diode forward voltage | $\mathrm{V}_{\mathrm{D}}$ | ${ }^{\prime} \mathrm{D}=-400 \mathrm{~mA}$ | 0.7 | 0.9 | 1.2 | V |
| Motor driver for ZOOM (OUT4-8) |  |  |  |  |  |  |
| Output ON resistance | Ronu | $\mathrm{I} \mathrm{O}=400 \mathrm{~mA}$, upper ON resistance |  | 0.65 | 0.80 | $\Omega$ |
|  | Rond | $\mathrm{I}^{\mathrm{O}}=400 \mathrm{~mA}$, lower ON resistance |  | 0.45 | 0.60 | $\Omega$ |
| Output leak current | Ioleak |  |  |  | 1.0 | $\mu \mathrm{A}$ |
| Diode forward voltage | $\mathrm{V}_{\mathrm{D}}$ | $l^{\prime} \mathrm{D}=-400 \mathrm{~mA}$ | 0.7 | 0.9 | 1.2 | V |
| Motor driver for AE (OUT5-6) |  |  |  |  |  |  |
| Output ON resistance | Ronu | $\mathrm{I} \mathrm{O}=400 \mathrm{~mA}$, upper ON resistance |  | 0.65 | 0.80 | $\Omega$ |
|  | Rond | $\mathrm{I} \mathrm{O}=400 \mathrm{~mA}$, lower ON resistance |  | 0.45 | 0.60 | $\Omega$ |
| Output leak current | Ioleak |  |  |  | 1.0 | $\mu \mathrm{A}$ |
| Diode forward voltage | $\mathrm{V}_{\mathrm{D}}$ | $\mathrm{I}^{\text {D }}=-400 \mathrm{~mA}$ | 0.7 | 0.9 | 1.2 | V |
| Photo sensor driving transistor (PI) |  |  |  |  |  |  |
| Output ON resistance | Ron | $\mathrm{I}=30 \mathrm{~mA}$ |  | 3.0 | 6.0 | $\Omega$ |
| Output leak current | Ioleak |  |  |  | 1.0 | $\mu \mathrm{A}$ |

## Package Dimensions

unit : mm (typ)
3322
[LV8052GP]


## 3321

[LV8052LP]


Pin Assignment * The pin assignment is the same as LV8052GP and LV8052LP.


PCA00863
[LV8052GP,LV8052LP]
Pd max - Ta


Block Diagram


Pin Function


Continued on next page.

LV8052GP,LV8052LP
Continued from preceding page.


Truth Table


| Input |  |  |  |  |  |  |  | Output |  |  |  |  |  |  |  | Mode |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN | MD1 | MD2 | MD3 | IN1 | IN2 | INA | INB | OUT1 | OUT2 | OUT3 | OUT4 | OUT5 | OUT6 | OUT7 | OUT8 | Sample application1 | Sample application2 | Sample application3 | Sample application4 | Sample application5 |
|  |  |  |  |  |  | H | L |  |  |  | H |  |  |  | L |  |  |  |  |  |
| L | * | * | * | * | * | L | H | - | - |  | L | - | - |  | H |  |  |  |  |  |
|  |  |  |  |  |  | H | H |  |  |  | L |  |  |  | L |  |  |  |  |  |
|  |  |  |  |  |  | H | L |  |  |  | H |  |  |  | L |  |  |  |  |  |
|  |  |  |  | L | L | L | H | L | H |  | L | - | - |  | H |  |  |  |  |  |
|  |  |  |  |  |  | H | H |  |  |  | L |  |  |  | L |  |  |  |  |  |
|  |  |  |  |  |  | H | L |  |  |  | H |  |  |  | L |  |  |  |  |  |
|  |  |  |  | H | L | L | H | - | - |  | L | H | L |  | H |  |  |  |  |  |
|  |  | L | L |  |  | H | H |  |  |  | L |  |  |  | L |  |  |  |  |  |
|  |  | L | L |  |  | H | L |  |  |  | H |  |  |  | L |  |  |  |  | $\square$ |
|  |  |  |  | L | H | L | H | H | L |  | L | - | - |  | H |  |  |  |  |  |
|  |  |  |  |  |  | H | H |  |  |  | L |  |  |  | L |  |  |  |  |  |
|  |  |  |  |  |  | H | L |  |  |  | H |  |  |  | L |  | $1$ |  |  |  |
|  |  |  |  | H | H | L | H | - | - | - | L | L | H | - | H |  |  | (DCM) | (DCM) |  |
| H | L |  |  |  |  | H | H |  |  |  | L |  |  |  | L |  |  |  |  |  |
| H | L |  |  |  |  | H | L |  |  |  | H |  |  |  | L |  |  |  |  |  |
|  |  |  |  | L | L | L | H | L | H |  | L | H | L |  | H |  |  |  |  |  |
|  |  |  |  |  |  | H | H |  |  |  | L |  |  |  | L |  | $1$ |  |  |  |
|  |  |  |  |  |  | H | L |  |  |  | H |  |  |  | L |  |  |  |  |  |
|  |  |  |  | H | L | L | H | H | L |  | L | H | L |  | H |  |  |  |  |  |
|  |  | H | L |  |  | H | H |  |  |  | L |  |  |  | L |  |  |  |  |  |
|  |  | H | L |  |  | H | L |  |  |  | H |  |  |  | L |  |  |  |  |  |
|  |  |  |  | L | H | L | H | H | L |  | L | L | H |  | H |  |  |  |  |  |
|  |  |  |  |  |  | H | H |  |  |  | L |  |  |  | L |  |  |  |  |  |
|  |  |  |  |  |  | H | L |  |  |  | H |  |  |  | L |  |  |  |  |  |
|  |  |  |  | H | H | L | H | L | H |  | L | L | H |  | H |  |  |  |  |  |
|  |  |  |  |  |  | H | H |  |  |  | L |  |  |  | L |  |  |  |  |  |
|  |  | n't car put of |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## Sample Application Circuit

[Example 1]

[Example 2]

[Example 3]

[Example 4]


## [Example 5]



## Design Considerations

1. Method to calculate the set current value for shutter control

The output current can be set from the internal reference voltage and the detection resistors, each connected between VM and RFD pins and between RFS pin and GND.
IOUT $=$ Internal reference voltage $0.125 \mathrm{~V} \div$ detection resistor
From the above equation, the current value to flow from OUT2 to OUT1 when the detection resistor $1 \Omega$ is connected between the RFS pin and GND can be determined to be about 125 mA .
Similarly, the current value to flow from OUT1 to OUT2 when the detection resistor $1 \Omega$ is connected between VM and RFD can be determined to be about 125 mA .
2. Changeover between the constant current and saturation drive

Saturation drive is made by deleting the detection resistors between VM and RFD pins and between the RFS pin and GND.
3. OUT4 and OUT8 independent control with INA and INB pins

When the INA or INB pin is set at "H", OUT4 and OUT8 are activated regardless of the input conditions of MD1 to MD3 and IN1 to IN2.
4. Photo sensor driving transistor

By setting the SWPI pin to " H ", the photo sensor driving transistor is activated.
When thermal shutdown and $\mathrm{V}_{\mathrm{CC}}$ low-voltage cut circuits are activated, OUT1 through OUT8 are turned OFF under control of the internal circuit. But the output (PI) of photo sensor driving transistor continues operation.

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
■ SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
■ In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 2006. Specifications and information herein are subject to change without notice.

